component
SN74AC74PWR
Public Made by Adomby adom
Texas Instruments Flip Flops, TSSOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74AC74PWR
Texas Instruments · Flip Flops · TSSOP-14
SN74AC74PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1CLR | input | Channel 1 Clear Input (active low), asynchronous control that forces Q output low when active. |
| 2 | 1D | input | Channel 1 Data Input, logic state latched on positive clock edge transition. |
| 3 | 1CLK | input | Channel 1 Positive Edge Triggered Clock Input, triggers data capture on rising edge. |
| 4 | 1PRE | input | Channel 1 Preset Input (active low), asynchronous control that forces Q output high when active. |
| 5 | 1Q | output | Channel 1 Non-Inverted Output, logic state representing the flip-flop Q output. |
| 6 | 1Q̄ | output | Channel 1 Inverted Output, complementary logic state of the flip-flop Q output. |
| 7 | GND | power_in | Ground, circuit reference voltage (0V). |
| 8 | 2Q̄ | output | Channel 2 Inverted Output, complementary logic state of the flip-flop Q output. |
| 9 | 2Q | output | Channel 2 Non-Inverted Output, logic state representing the flip-flop Q output. |
| 10 | 2PRE | input | Channel 2 Preset Input (active low), asynchronous control that forces Q output high when active. |
| 11 | 2CLK | input | Channel 2 Positive Edge Triggered Clock Input, triggers data capture on rising edge. |
| 12 | 2D | input | Channel 2 Data Input, logic state latched on positive clock edge transition. |
| 13 | 2CLR | input | Channel 2 Clear Input (active low), asynchronous control that forces Q output low when active. |
| 14 | VCC | power_in | Positive Supply Voltage, operating supply range 2V to 6V per recommended operating conditions. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-14 |
| Category | Logic |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
SN74AC74PWR - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
- 3D model files:
sn74ac74pwr-etched.step/sn74ac74pwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74ac74pwr.step/sn74ac74pwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (45 pp, sha256
be2357defe00c911, retrieved 2026-09-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).