component

SN74AC240DWR

Public Made by Adom

by adom

Texas Instruments Buffers, Drivers, Receivers, Transceivers, SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74ac240dwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
sn74ac240dwr / README.md
History Download
Ray Initial commit: component/sn74ac240dwr cafecb6 2d ago

SN74AC240DWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-20-300mil

SN74AC240DWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Active-low output enable for first 4-bit buffer
2 1A1 input Data input A1 for first buffer, inverted at output when 1OE is low
3 2Y4 tri_state Data output Y4 for second buffer, high-impedance when 2OE is high
4 1A2 input Data input A2 for first buffer, inverted at output when 1OE is low
5 2Y3 tri_state Data output Y3 for second buffer, high-impedance when 2OE is high
6 1A3 input Data input A3 for first buffer, inverted at output when 1OE is low
7 2Y2 tri_state Data output Y2 for second buffer, high-impedance when 2OE is high
8 1A4 input Data input A4 for first buffer, inverted at output when 1OE is low
9 2Y1 tri_state Data output Y1 for second buffer, high-impedance when 2OE is high
10 GND power_in Ground connection
11 2A1 input Data input A1 for second buffer, inverted at output when 2OE is low
12 1Y4 tri_state Data output Y4 for first buffer, high-impedance when 1OE is high
13 2A2 input Data input A2 for second buffer, inverted at output when 2OE is low
14 1Y3 tri_state Data output Y3 for first buffer, high-impedance when 1OE is high
15 2A3 input Data input A3 for second buffer, inverted at output when 2OE is low
16 1Y2 tri_state Data output Y2 for first buffer, high-impedance when 1OE is high
17 2A4 input Data input A4 for second buffer, inverted at output when 2OE is low
18 1Y1 tri_state Data output Y1 for first buffer, high-impedance when 1OE is high
19 2OE input Active-low output enable for second 4-bit buffer
20 VCC power_in Power supply voltage, 2V to 6V per recommended operating conditions

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74AC240DWR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: sn74ac240dwr-etched.step / sn74ac240dwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ac240dwr.step / sn74ac240dwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 1ea0bbc07a4e2754, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF