Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AC08DR

Texas Instruments · Gates · SOIC-14

SN74AC08DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Channel 1, Input A. CMOS logic input for gate 1. VIH ≥ 3.15 V at VCC = 4.5 V; input voltage range 0 to VCC (accepts up to 6 V).
2 1B input Channel 1, Input B. CMOS logic input for gate 1. VIH ≥ 3.15 V at VCC = 4.5 V; input voltage range 0 to VCC (accepts up to 6 V).
3 1Y output Channel 1, Output Y = 1A AND 1B. CMOS push-pull output; IOH = -24 mA and IOL = 24 mA at VCC = 4.5 V.
4 2A input Channel 2, Input A. CMOS logic input for gate 2. VIH ≥ 3.15 V at VCC = 4.5 V; input voltage range 0 to VCC (accepts up to 6 V).
5 2B input Channel 2, Input B. CMOS logic input for gate 2. VIH ≥ 3.15 V at VCC = 4.5 V; input voltage range 0 to VCC (accepts up to 6 V).
6 2Y output Channel 2, Output Y = 2A AND 2B. CMOS push-pull output; IOH = -24 mA and IOL = 24 mA at VCC = 4.5 V.
7 GND power_in Ground reference (0 V) for the device.
8 3Y output Channel 3, Output Y = 3A AND 3B. CMOS push-pull output; IOH = -24 mA and IOL = 24 mA at VCC = 4.5 V.
9 3A input Channel 3, Input A. CMOS logic input for gate 3. VIH ≥ 3.15 V at VCC = 4.5 V; input voltage range 0 to VCC (accepts up to 6 V).
10 3B input Channel 3, Input B. CMOS logic input for gate 3. VIH ≥ 3.15 V at VCC = 4.5 V; input voltage range 0 to VCC (accepts up to 6 V).
11 4Y output Channel 4, Output Y = 4A AND 4B. CMOS push-pull output; IOH = -24 mA and IOL = 24 mA at VCC = 4.5 V.
12 4A input Channel 4, Input A. CMOS logic input for gate 4. VIH ≥ 3.15 V at VCC = 4.5 V; input voltage range 0 to VCC (accepts up to 6 V).
13 4B input Channel 4, Input B. CMOS logic input for gate 4. VIH ≥ 3.15 V at VCC = 4.5 V; input voltage range 0 to VCC (accepts up to 6 V).
14 VCC power_in Positive supply, 2 V to 6 V recommended operating range (absolute max 7 V). Bypass with a 100 nF ceramic capacitor to GND placed close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • SN74AC08DRD
  • SN74AC08DR
  • SN74AC08DRDB
  • SN74AC08DRDBR
  • SN74AC08DRPW
  • SN74AC08DRPWR
  • SN74AC08DRNS
  • SN74AC08DRNSR
  • SN74AC08DRN
  • SN74AC08DRBQA
  • SN74AC08DRBQAR
  • SN74AC08DRFK

CAD (KiCad official)

  • Symbol: SN74AC08DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74ac08dr-etched.step / sn74ac08dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ac08dr.step / sn74ac08dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 54bab4976ff13709, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF