main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers sn74ac00n: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
sn74ac00n-etched.glb Publish 0.1.0 · Ray 7d ago
sn74ac00n-etched.step sn74ac00n: factory component page (tier=mfr) · Ray 7d ago
sn74ac00n-hero.glb sn74ac00n: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
sn74ac00n-hero.overlay.json Publish 0.1.0 · Ray 7d ago
sn74ac00n.glb Publish 0.1.0 · Ray 7d ago
sn74ac00n.kicad_mod Publish 0.1.0 · Ray 7d ago
sn74ac00n.kicad_sym Publish 0.1.0 · Ray 7d ago
sn74ac00n.lbr Publish 0.1.0 · Ray 7d ago
sn74ac00n.step Publish 0.1.0 · Ray 7d ago

SN74AC00N

Texas Instruments · Gates · PDIP-14

SN74AC00N from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A; unused inputs must be held at VCC or GND, and inputs accept voltages up to 6 V.
2 1B input Gate 1 input B; unused inputs must be held at VCC or GND, and inputs accept voltages up to 6 V.
3 1Y output Gate 1 NAND output, rated for ±24 mA continuous drive at VCC of 4.5 V to 5.5 V.
4 2A input Gate 2 input A; unused inputs must be held at VCC or GND, and inputs accept voltages up to 6 V.
5 2B input Gate 2 input B; unused inputs must be held at VCC or GND, and inputs accept voltages up to 6 V.
6 2Y output Gate 2 NAND output, rated for ±24 mA continuous drive at VCC of 4.5 V to 5.5 V.
7 GND power_in Ground pin; continuous current through VCC or GND is limited to ±200 mA.
8 3Y output Gate 3 NAND output, rated for ±24 mA continuous drive at VCC of 4.5 V to 5.5 V.
9 3A input Gate 3 input A; unused inputs must be held at VCC or GND, and inputs accept voltages up to 6 V.
10 3B input Gate 3 input B; unused inputs must be held at VCC or GND, and inputs accept voltages up to 6 V.
11 4Y output Gate 4 NAND output, rated for ±24 mA continuous drive at VCC of 4.5 V to 5.5 V.
12 4A input Gate 4 input A; unused inputs must be held at VCC or GND, and inputs accept voltages up to 6 V.
13 4B input Gate 4 input B; unused inputs must be held at VCC or GND, and inputs accept voltages up to 6 V.
14 VCC power_in Supply voltage pin, operating range 2 V to 6 V (absolute maximum 7 V).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VCC 2 6 V 2
High-level input voltage VIH 2.1 V VCC = 3 V 2
High-level input voltage VIH 3.15 V VCC = 4.5 V 2
High-level input voltage VIH 3.85 V VCC = 5.5 V 2
Low-level input voltage VIL 0.9 V VCC = 3 V 2
Low-level input voltage VIL 1.35 V VCC = 4.5 V 2
Low-level input voltage VIL 1.65 V VCC = 5.5 V 2
Input voltage VI 0 V max = VCC 2
Output voltage VO 0 V max = VCC 2
High-level output current IOH -12 mA VCC = 3 V 2
High-level output current IOH -24 mA VCC = 4.5 V 2
Low-level output current IOL 12 mA VCC = 3 V 2
Low-level output current IOL 24 mA VCC = 4.5 V 2
Input transition rise or fall rate Δt/Δv 8 ns/V 2
Operating free-air temperature TA -40 85 °C 2
Supply voltage range VCC -0.5 7 V 2
Input voltage range VI -0.5 V max = VCC + 0.5 V 2
Output voltage range VO -0.5 V max = VCC + 0.5 V 2
Input clamp current IIK -20 20 mA VI < 0 or VI > VCC 2
Output clamp current IOK -20 20 mA VO < 0 or VO > VCC 2
Continuous output current IO -50 50 mA VO = 0 to VCC 2
Continuous current through VCC or GND -200 200 mA 2
Storage temperature range Tstg -65 150 °C 2
Package thermal impedance, N package θJA 80 °C/W N package, JESD 51-7 2
High-level output voltage VOH 2.9 V IOH = −50 µA, VCC = 3 V 3
High-level output voltage VOH 4.4 V IOH = −50 µA, VCC = 4.5 V 3
High-level output voltage VOH 5.4 V IOH = −50 µA, VCC = 5.5 V 3
High-level output voltage VOH 2.46 V IOH = −12 mA, VCC = 3 V 3
High-level output voltage VOH 3.76 V IOH = −24 mA, VCC = 4.5 V 3
High-level output voltage VOH 4.76 V IOH = −24 mA, VCC = 5.5 V 3
High-level output voltage VOH 3.85 V IOH = −75 mA, VCC = 5.5 V 3
Low-level output voltage VOL 0.1 V IOL = 50 µA, VCC = 3 V 3
Low-level output voltage VOL 0.44 V IOL = 12 mA, VCC = 3 V 3
Low-level output voltage VOL 1.65 V IOL = 75 mA, VCC = 5.5 V 3
Input current II -1 1 µA VI = VCC or GND, VCC = 5.5 V 3
Supply current ICC 20 µA VI = VCC or GND, IO = 0, VCC = 5.5 V 3
Propagation delay A or B to Y (low-to-high) tPLH 2 10 ns VCC = 3.3 V ± 0.3 V 3
Propagation delay A or B to Y (high-to-low) tPHL 1 8.5 ns VCC = 3.3 V ± 0.3 V 3
Propagation delay A or B to Y (low-to-high) tPLH 1.5 8.5 ns VCC = 5 V ± 0.5 V 3
Propagation delay A or B to Y (high-to-low) tPHL 1 7 ns VCC = 5 V ± 0.5 V 3
Input capacitance Ci 2.6 pF VI = VCC or GND, VCC = 5 V 3
Power dissipation capacitance Cpd 40 pF CL = 50 pF, f = 1 MHz, VCC = 5 V, TA = 25°C 3

CAD (KiCad official)

  • Symbol: SN74AC00N
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: PDIP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74ac00n-etched.step / sn74ac00n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ac00n.step / sn74ac00n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (21 pp, sha256 07df00a110583782, retrieved 2026-10-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF