component

SN74ABT543APWR

Public Made by Adom

by adom

Texas Instruments Buffers, Drivers, Receivers, Transceivers, TSSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74abt543apwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 14d ago
viewers sn74abt543apwr: viewers · Ray 14d ago
package.json Publish 0.1.0 · Ray 14d ago
page.json Set visibility: public · Ray 14d ago
README.md Publish 0.1.0 · Ray 14d ago
sn74abt543apwr-etched.glb sn74abt543apwr: factory component page (tier=mfr) · Ray 14d ago
sn74abt543apwr-etched.step sn74abt543apwr: factory component page (tier=mfr) · Ray 14d ago
sn74abt543apwr-hero.glb sn74abt543apwr: hero GLB from the etched model (keeps the MPN mark) · Ray 14d ago
sn74abt543apwr-hero.overlay.json Publish 0.1.0 · Ray 14d ago
sn74abt543apwr.glb Publish 0.1.0 · Ray 14d ago
sn74abt543apwr.kicad_mod Publish 0.1.0 · Ray 14d ago
sn74abt543apwr.kicad_sym Publish 0.1.0 · Ray 14d ago
sn74abt543apwr.lbr Publish 0.1.0 · Ray 14d ago
sn74abt543apwr.step Publish 0.1.0 · Ray 14d ago

SN74ABT543APWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-24

SN74ABT543APWR from Texas Instruments, in a TSSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 LEBA input B-to-A latch-enable input; when CEBA and LEBA are low the B-to-A latches are transparent, and a low-to-high transition of LEBA stores the data.
2 OEBA input B-to-A output-enable input that controls the A-port outputs; to ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor whose minimum value is set by the driver's current-sinking capability.
3 A1 bidirectional A-port data input/output, bit 1 of the octal A-side latch set.
4 A2 bidirectional A-port data input/output, bit 2 of the octal A-side latch set.
5 A3 bidirectional A-port data input/output, bit 3 of the octal A-side latch set.
6 A4 bidirectional A-port data input/output, bit 4 of the octal A-side latch set.
7 A5 bidirectional A-port data input/output, bit 5 of the octal A-side latch set.
8 A6 bidirectional A-port data input/output, bit 6 of the octal A-side latch set.
9 A7 bidirectional A-port data input/output, bit 7 of the octal A-side latch set.
10 A8 bidirectional A-port data input/output, bit 8 of the octal A-side latch set.
11 CEAB input A-to-B enable input that must be low to enter data from A or to output data from B.
12 GND power_in Ground reference for the device.
13 OEAB input A-to-B output-enable input; with CEAB low, the 3-state B outputs are active when OEAB is also low.
14 LEAB input A-to-B latch-enable input; when CEAB and LEAB are low the A-to-B latches are transparent, and a low-to-high transition of LEAB stores the A data.
15 B8 bidirectional B-port 3-state data input/output, bit 8 of the octal B-side set.
16 B7 bidirectional B-port 3-state data input/output, bit 7 of the octal B-side set.
17 B6 bidirectional B-port 3-state data input/output, bit 6 of the octal B-side set.
18 B5 bidirectional B-port 3-state data input/output, bit 5 of the octal B-side set.
19 B4 bidirectional B-port 3-state data input/output, bit 4 of the octal B-side set.
20 B3 bidirectional B-port 3-state data input/output, bit 3 of the octal B-side set.
21 B2 bidirectional B-port 3-state data input/output, bit 2 of the octal B-side set.
22 B1 bidirectional B-port 3-state data input/output, bit 1 of the octal B-side set.
23 CEBA input B-to-A enable input, the counterpart of CEAB, that must be low to enter data from B or output data to A.
24 VCC power_in Supply voltage; recommended operating range is 4.5 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-24
Category Logic
Pins 24

CAD (KiCad official)

  • Symbol: SN74ABT543APWR
  • Footprint: Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm
  • 3D model: TSSOP-24 (KiCad packages3D, STEP)
  • 3D model files: sn74abt543apwr-etched.step / sn74abt543apwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74abt543apwr.step / sn74abt543apwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 cd4defbd194ff8d2, retrieved 2026-10-09, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF