Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74ABT540DBR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SSOP-20-208mil

SN74ABT540DBR from Texas Instruments, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE1 input Active-low output enable control input; when high, all outputs are high-impedance; input voltage 0 to VCC.
2 A1 input Data input 1; VIH ≥ 2 V, VIL ≤ 0.8 V; inverted buffered output on pin 18.
3 A2 input Data input 2; VIH ≥ 2 V, VIL ≤ 0.8 V; inverted buffered output on pin 17.
4 A3 input Data input 3; VIH ≥ 2 V, VIL ≤ 0.8 V; inverted buffered output on pin 16.
5 A4 input Data input 4; VIH ≥ 2 V, VIL ≤ 0.8 V; inverted buffered output on pin 15.
6 A5 input Data input 5; VIH ≥ 2 V, VIL ≤ 0.8 V; inverted buffered output on pin 14.
7 A6 input Data input 6; VIH ≥ 2 V, VIL ≤ 0.8 V; inverted buffered output on pin 13.
8 A7 input Data input 7; VIH ≥ 2 V, VIL ≤ 0.8 V; inverted buffered output on pin 12.
9 A8 input Data input 8; VIH ≥ 2 V, VIL ≤ 0.8 V; inverted buffered output on pin 11.
10 GND power_in Ground power supply return.
11 Y8 tri_state 3-state inverted output; VOH ≥ 2 V (IOH -24 mA), VOL ≤ 0.55 V (IOL 48 mA); high-impedance when OE1 or OE2 high.
12 Y7 tri_state 3-state inverted output; VOH ≥ 2 V (IOH -24 mA), VOL ≤ 0.55 V (IOL 48 mA); high-impedance when OE1 or OE2 high.
13 Y6 tri_state 3-state inverted output; VOH ≥ 2 V (IOH -24 mA), VOL ≤ 0.55 V (IOL 48 mA); high-impedance when OE1 or OE2 high.
14 Y5 tri_state 3-state inverted output; VOH ≥ 2 V (IOH -24 mA), VOL ≤ 0.55 V (IOL 48 mA); high-impedance when OE1 or OE2 high.
15 Y4 tri_state 3-state inverted output; VOH ≥ 2 V (IOH -24 mA), VOL ≤ 0.55 V (IOL 48 mA); high-impedance when OE1 or OE2 high.
16 Y3 tri_state 3-state inverted output; VOH ≥ 2 V (IOH -24 mA), VOL ≤ 0.55 V (IOL 48 mA); high-impedance when OE1 or OE2 high.
17 Y2 tri_state 3-state inverted output; VOH ≥ 2 V (IOH -24 mA), VOL ≤ 0.55 V (IOL 48 mA); high-impedance when OE1 or OE2 high.
18 Y1 tri_state 3-state inverted output; VOH ≥ 2 V (IOH -24 mA), VOL ≤ 0.55 V (IOL 48 mA); high-impedance when OE1 or OE2 high.
19 OE2 input Active-low output enable control input; when high, all outputs are high-impedance; input voltage 0 to VCC.
20 VCC power_in Positive power supply voltage; recommended operating range 4.5-5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-20-208mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74ABT540DBR
  • Footprint: Package_SO:SSOP-20_5.3x7.2mm_P0.65mm
  • 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
  • 3D model files: sn74abt540dbr-etched.step / sn74abt540dbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74abt540dbr.step / sn74abt540dbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (18 pp, sha256 13be7ff9fbec7951, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF