component

SN74ABT244APWR

Public Made by Adom

by adom

Texas Instruments Buffers, Drivers, Receivers, Transceivers, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74abt244apwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74ABT244APWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

SN74ABT244APWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Active-low output enable for buffer section 1; when high, outputs 1Y1 to 1Y4 go to high impedance, and OE should be tied to VCC through a pullup resistor to keep outputs high-Z during power up or power down.
2 1A1 input Data input of buffer 1 in section 1, passed noninverted to output 1Y1 when 1OE is low; inputs must be held high or low when unused.
3 2Y4 tri_state Noninverting three-state output of buffer 4 in section 2, high-impedance when 2OE is high, rated for −32 mA IOH and 64 mA IOL (SN74ABT244A).
4 1A2 input Data input of buffer 2 in section 1, passed noninverted to output 1Y2 when 1OE is low; inputs must be held high or low when unused.
5 2Y3 tri_state Noninverting three-state output of buffer 3 in section 2, high-impedance when 2OE is high, rated for −32 mA IOH and 64 mA IOL (SN74ABT244A).
6 1A3 input Data input of buffer 3 in section 1, passed noninverted to output 1Y3 when 1OE is low; inputs must be held high or low when unused.
7 2Y2 tri_state Noninverting three-state output of buffer 2 in section 2, high-impedance when 2OE is high, rated for −32 mA IOH and 64 mA IOL (SN74ABT244A).
8 1A4 input Data input of buffer 4 in section 1, passed noninverted to output 1Y4 when 1OE is low; inputs must be held high or low when unused.
9 2Y1 tri_state Noninverting three-state output of buffer 1 in section 2, high-impedance when 2OE is high, rated for −32 mA IOH and 64 mA IOL (SN74ABT244A).
10 GND power_in Device ground pin.
11 2A1 input Data input of buffer 1 in section 2, passed noninverted to output 2Y1 when 2OE is low; input range is 0 to VCC and unused inputs must be held high or low.
12 1Y4 tri_state Noninverting three-state output of buffer 4 in section 1, high-impedance when 1OE is high, rated for −32 mA IOH and 64 mA IOL (SN74ABT244A).
13 2A2 input Data input of buffer 2 in section 2, passed noninverted to output 2Y2 when 2OE is low; input range is 0 to VCC and unused inputs must be held high or low.
14 1Y3 tri_state Noninverting three-state output of buffer 3 in section 1, high-impedance when 1OE is high, rated for −32 mA IOH and 64 mA IOL (SN74ABT244A).
15 2A3 input Data input of buffer 3 in section 2, passed noninverted to output 2Y3 when 2OE is low; input range is 0 to VCC and unused inputs must be held high or low.
16 1Y2 tri_state Noninverting three-state output of buffer 2 in section 1, high-impedance when 1OE is high, rated for −32 mA IOH and 64 mA IOL (SN74ABT244A).
17 2A4 input Data input of buffer 4 in section 2, passed noninverted to output 2Y4 when 2OE is low; input range is 0 to VCC and unused inputs must be held high or low.
18 1Y1 tri_state Noninverting three-state output of buffer 1 in section 1, high-impedance when 1OE is high, rated for −32 mA IOH and 64 mA IOL (SN74ABT244A).
19 2OE input Active-low output enable for buffer section 2; when high, outputs 2Y1 to 2Y4 go to high impedance, and OE should be tied to VCC through a pullup resistor to keep outputs high-Z during power up or power down.
20 VCC power_in Supply voltage, 4.5 V to 5.5 V recommended operating range.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74ABT244APWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74abt244apwr-etched.step / sn74abt244apwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74abt244apwr.step / sn74abt244apwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 57c17b091723d834, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF