SN74ABT241AN from Texas Instruments, in a PDIP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	1OE	input	Active-low output enable for outputs 1Y1 to 1Y4; a high level forces these outputs to high impedance, and the datasheet recommends a pullup to VCC so the outputs stay high-Z during power-up and power-down.
2	1A1	input	Data input for noninverting buffer channel 1Y1; unused inputs must be held high or low to prevent them from floating.
3	2Y4	tri_state	3-state output of channel 2A4 (noninverting); high-drive outputs rated -32 mA IOH and 64 mA IOL.
4	1A2	input	Data input for noninverting buffer channel 1Y2; unused inputs must be held high or low to prevent them from floating.
5	2Y3	tri_state	3-state output of channel 2A3 (noninverting); high-drive outputs rated -32 mA IOH and 64 mA IOL.
6	1A3	input	Data input for noninverting buffer channel 1Y3; unused inputs must be held high or low to prevent them from floating.
7	2Y2	tri_state	3-state output of channel 2A2 (noninverting); high-drive outputs rated -32 mA IOH and 64 mA IOL.
8	1A4	input	Data input for noninverting buffer channel 1Y4; unused inputs must be held high or low to prevent them from floating.
9	2Y1	tri_state	3-state output of channel 2A1 (noninverting); high-drive outputs rated -32 mA IOH and 64 mA IOL.
10	GND	power_in	Ground reference pin; the datasheet requires OE pins to be tied to GND through a pulldown resistor only when used for that purpose.
11	2A1	input	Data input for noninverting buffer channel 2Y1; unused inputs must be held high or low to prevent them from floating.
12	1Y4	tri_state	3-state output of channel 1A4 (noninverting); high-drive outputs rated -32 mA IOH and 64 mA IOL.
13	2A2	input	Data input for noninverting buffer channel 2Y2; unused inputs must be held high or low to prevent them from floating.
14	1Y3	tri_state	3-state output of channel 1A3 (noninverting); high-drive outputs rated -32 mA IOH and 64 mA IOL.
15	2A3	input	Data input for noninverting buffer channel 2Y3; unused inputs must be held high or low to prevent them from floating.
16	1Y2	tri_state	3-state output of channel 1A2 (noninverting); high-drive outputs rated -32 mA IOH and 64 mA IOL.
17	2A4	input	Data input for noninverting buffer channel 2Y4; unused inputs must be held high or low to prevent them from floating.
18	1Y1	tri_state	3-state output of channel 1A1 (noninverting); high-drive outputs rated -32 mA IOH and 64 mA IOL.
19	2OE	input	Active-high output enable for outputs 2Y1 to 2Y4; a low level forces these outputs to high impedance.
20	VCC	power_in	Supply voltage, recommended operating range 4.5 V to 5.5 V.

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	PDIP-20
Category	Logic ICs
Pins	20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Supply voltage	VCC	-0.5		7	V		3
Input voltage range	VI	-0.5		7	V	see Note 1	3
Voltage applied to any output in high or power-off state	VO	-0.5		5.5	V		3
Current into any output in low state (SN74ABT241A)	IO			128	mA		3
Input clamp current	IIK			-18	mA	VI < 0	3
Output clamp current	IOK			-50	mA	VO < 0	3
Package thermal impedance, N package	θJA			67	°C/W	N package; see Note 2	3
Storage temperature range	Tstg	-65		150	°C		3
Supply voltage	VCC	4.5		5.5	V		3
High-level input voltage	VIH	2			V		3
Low-level input voltage	VIL			0.8	V		3
Input voltage	VI	0			V	maximum is VCC	3
High-level output current (SN74ABT241A)	IOH			-32	mA		3
Low-level output current (SN74ABT241A)	IOL			64	mA		3
Input transition rise or fall rate	Δt/Δv			5	ns/V	Outputs enabled	3
Operating free-air temperature	TA	-40		85	°C		3
Input clamp voltage	VIK			-1.2	V	VCC = 4.5 V, II = -18 mA	4
High-level output voltage	VOH	2.5			V	VCC = 4.5 V, IOH = -3 mA	4
High-level output voltage	VOH	3			V	VCC = 5 V, IOH = -3 mA	4
High-level output voltage	VOH	2			V	VCC = 4.5 V, IOH = -32 mA	4
Low-level output voltage	VOL			0.55	V	VCC = 4.5 V, IOL = 64 mA	4
Input current	II	-1		1	µA	VCC = 5.5 V, VI = VCC or GND	4
Off-state output current, high-level voltage applied	IOZH			10	µA	VCC = 5.5 V, VO = 2.7 V	4
Off-state output current, low-level voltage applied	IOZL			-10	µA	VCC = 5.5 V, VO = 0.5 V	4
Power-off output current	Ioff	-100		100	µA	VCC = 0, VI or VO ≤ 4.5 V	4
Output high leakage current	ICEX			50	µA	VCC = 5.5 V, VO = 5.5 V, outputs high	4
Short-circuit output current	IO	-50	-100	-180	mA	VCC = 5.5 V, VO = 2.5 V	4
Supply current, outputs high	ICC		1	250	µA	VCC = 5.5 V, IO = 0, VI = VCC or GND; outputs high	4
Supply current, outputs low	ICC		24	30	mA	VCC = 5.5 V, IO = 0, VI = VCC or GND; outputs low	4
Supply current, outputs disabled	ICC		0.5	250	µA	VCC = 5.5 V, IO = 0, VI = VCC or GND; outputs disabled	4
Increase in supply current per data input, outputs enabled	ΔICC			1.5	mA	VCC = 5.5 V, one data input at 3.4 V, other inputs at VCC or GND; outputs enabled	4
Increase in supply current per data input, outputs disabled	ΔICC			0.05	mA	VCC = 5.5 V, one data input at 3.4 V, other inputs at VCC or GND; outputs disabled	4
Increase in supply current per control input	ΔICC			1.5	mA	VCC = 5.5 V, one input at 3.4 V, other inputs at VCC or GND	4
Propagation delay low-to-high, A to Y	tPLH	1	2.6	4.6	ns	CL = 50 pF, A to Y, see Figure 1	5
Propagation delay high-to-low, A to Y	tPHL	1	2.9	4.6	ns	CL = 50 pF, A to Y, see Figure 1	5
Enable time low-to-high, OE to Y	tPZH	1.1	4.8	6.8	ns	CL = 50 pF, OE or OE to Y, see Figure 1	5
Enable time high-to-low, OE to Y	tPZL	1.3	4.3	6.8	ns	CL = 50 pF, OE or OE to Y, see Figure 1	5
Disable time high-to-off, OE to Y	tPHZ	1.6	4.6	7.1	ns	CL = 50 pF, OE or OE to Y, see Figure 1	5
Disable time low-to-off, OE to Y	tPLZ	1	3.9	5.9	ns	CL = 50 pF, OE or OE to Y, see Figure 1	5

CAD (KiCad official)

Symbol: SN74ABT241AN
Footprint: Package_DIP:DIP-20_W7.62mm
3D model: PDIP-20 (KiCad packages3D, STEP)
3D model files: sn74abt241an-etched.step / sn74abt241an-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74abt241an.step / sn74abt241an.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (25 pp, sha256 ed988ed6fbe1cb10, retrieved 2026-10-31, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

SN74ABT241AN

Verified SN74ABT241AN

Verification log 1 record

3D Model

Symbol & Footprint

Schematic Symbol

PCB Footprint

Datasheet

README