Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74ABT125PWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-14

SN74ABT125PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output-enable input for buffer 1; low level enables output 1Y, high level forces 1Y to high-impedance state.
2 1A input Data input for buffer 1; drives output 1Y when output is enabled.
3 1Y tri_state Tristate output of buffer 1; buffered 1A when 1OE is low, high-impedance when 1OE is high.
4 2OE input Output-enable input for buffer 2; low level enables output 2Y, high level forces 2Y to high-impedance state.
5 2A input Data input for buffer 2; drives output 2Y when output is enabled.
6 2Y tri_state Tristate output of buffer 2; buffered 2A when 2OE is low, high-impedance when 2OE is high.
7 GND power_in Ground; negative supply voltage reference.
8 3Y tri_state Tristate output of buffer 3; buffered 3A when 3OE is low, high-impedance when 3OE is high.
9 3A input Data input for buffer 3; drives output 3Y when output is enabled.
10 3OE input Output-enable input for buffer 3; low level enables output 3Y, high level forces 3Y to high-impedance state.
11 4Y tri_state Tristate output of buffer 4; buffered 4A when 4OE is low, high-impedance when 4OE is high.
12 4A input Data input for buffer 4; drives output 4Y when output is enabled.
13 4OE input Output-enable input for buffer 4; low level enables output 4Y, high level forces 4Y to high-impedance state.
14 VCC power_in Positive supply voltage; rated 4.5 V to 5.5 V per recommended operating conditions.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74ABT125PWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74abt125pwr-etched.step / sn74abt125pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74abt125pwr.step / sn74abt125pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 c05bef69c7bc9557, retrieved 2026-10-01, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF