component
SN7416N
Public Made by Adomby adom
Texas Instruments Inverters, PDIP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 11h ago |
| viewers | 11h ago |
| package.json | 11h ago |
| page.json | 11h ago |
| README.md | 11h ago |
| sn7416n-etched.glb | 11h ago |
| sn7416n-etched.step | 11h ago |
| sn7416n-hero.glb | 11h ago |
| sn7416n-hero.overlay.json | 11h ago |
| sn7416n.glb | 11h ago |
| sn7416n.kicad_mod | 11h ago |
| sn7416n.kicad_sym | 11h ago |
| sn7416n.lbr | 11h ago |
| sn7416n.step | 11h ago |
| verification.json | 11h ago |
SN7416N
Texas Instruments · Inverters · PDIP-14
SN7416N from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Input of inverter/buffer 1 (Y = A), fully compatible with most TTL circuits (VIH minimum 2 V, VIL maximum 0.8 V). |
| 2 | 1Y | output | Open-collector output of inverter 1 with a 15 V minimum breakdown voltage and a maximum sink current of 40 mA for the SN7416. |
| 3 | 2A | input | Input of inverter/buffer 2 (Y = A), fully compatible with most TTL circuits (VIH minimum 2 V, VIL maximum 0.8 V). |
| 4 | 2Y | output | Open-collector output of inverter 2 with a 15 V minimum breakdown voltage and a maximum sink current of 40 mA for the SN7416. |
| 5 | 3A | input | Input of inverter/buffer 3 (Y = A), fully compatible with most TTL circuits (VIH minimum 2 V, VIL maximum 0.8 V). |
| 6 | 3Y | output | Open-collector output of inverter 3 with a 15 V minimum breakdown voltage and a maximum sink current of 40 mA for the SN7416. |
| 7 | GND | power_in | Network ground terminal; all voltage values in the datasheet are referenced to this terminal. |
| 8 | 4Y | output | Open-collector output of inverter 4 with a 15 V minimum breakdown voltage and a maximum sink current of 40 mA for the SN7416. |
| 9 | 4A | input | Input of inverter/buffer 4 (Y = A), fully compatible with most TTL circuits (VIH minimum 2 V, VIL maximum 0.8 V). |
| 10 | 5Y | output | Open-collector output of inverter 5 with a 15 V minimum breakdown voltage and a maximum sink current of 40 mA for the SN7416. |
| 11 | 5A | input | Input of inverter/buffer 5 (Y = A), fully compatible with most TTL circuits (VIH minimum 2 V, VIL maximum 0.8 V). |
| 12 | 6Y | output | Open-collector output of inverter 6 with a 15 V minimum breakdown voltage and a maximum sink current of 40 mA for the SN7416. |
| 13 | 6A | input | Input of inverter/buffer 6 (Y = A), fully compatible with most TTL circuits (VIH minimum 2 V, VIL maximum 0.8 V). |
| 14 | VCC | power_in | Supply voltage, recommended 4.75 V to 5.25 V (nominal 5 V) and absolute maximum 7 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | PDIP-14 |
| Category | Logic ICs |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | 4.75 | 5 | 5.25 | V | SN7416 (74 series) column | 3 |
| High-level input voltage | VIH | 2 | V | 3 | |||
| Low-level input voltage | VIL | 0.8 | V | 3 | |||
| High-level output voltage ('16) | VOH | 15 | V | '16 device | 3 | ||
| Low-level output current | IOL | 40 | mA | SN74 column | 3 | ||
| Operating free-air temperature | TA | 0 | 70 | °C | SN74 column | 3 | |
| Input clamp voltage | VIK | -1.5 | V | VCC = MIN, II = -12 mA | 3 | ||
| High-level output current | IOH | 0.25 | mA | VCC = MIN, VIL = 0.8 V, VOH = § (15 V for '16) | 3 | ||
| Low-level output voltage | VOL | 0.4 | V | VCC = MIN, VIH = 2 V, IOL = 16 mA | 3 | ||
| Low-level output voltage | VOL | 0.7 | V | VCC = MIN, VIH = 2 V, IOL = ¶ (40 mA for SN74') | 3 | ||
| Input current at maximum input voltage | II | 1 | mA | VCC = MAX, VI = 5.5 V | 3 | ||
| High-level input current | IIH | 40 | µA | VCC = MAX, VIH = 2.4 V | 3 | ||
| Low-level input current | IIL | -1.6 | mA | VCC = MAX, VIL = 0.4 V | 3 | ||
| Supply current, outputs high | ICCH | 30 | 48 | mA | VCC = MAX | 3 | |
| Supply current, outputs low | ICCL | 32 | 51 | mA | VCC = MAX | 3 | |
| Propagation delay low-to-high (A to Y) | tPLH | 10 | 15 | ns | VCC = 5 V, TA = 25°C, RL = 110 Ω, CL = 15 pF | 3 | |
| Propagation delay high-to-low (A to Y) | tPHL | 15 | 23 | ns | VCC = 5 V, TA = 25°C, RL = 110 Ω, CL = 15 pF | 3 | |
| Supply voltage | VCC | 7 | V | 2 | |||
| Input voltage | VI | 5.5 | V | 2 | |||
| Output voltage (off state) | VO | 15 | V | SN5416, SN7416 | 2 | ||
| Storage temperature range | Tstg | -65 | 150 | °C | 2 | ||
| Package thermal impedance, junction to ambient | θJA | 80 | °C/W | N package | 2 |
CAD (KiCad official)
- Symbol:
SN7416N - Footprint:
Package_DIP:DIP-14_W7.62mm - 3D model: PDIP-14 (KiCad packages3D, STEP)
- 3D model files:
sn7416n-etched.step/sn7416n-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn7416n.step/sn7416n.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (19 pp, sha256
5da1cc910000e79a, retrieved 2026-10-31, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).