Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN7407DR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-14

SN7407DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input to buffer 1; TTL-compatible level required (VIL ≤ 0.8 V, VIH ≥ 2 V)
2 1Y tri_state Open-collector output from buffer 1; rated for maximum sink current 40 mA and output voltage up to 30 V
3 2A input Input to buffer 2; TTL-compatible level required (VIL ≤ 0.8 V, VIH ≥ 2 V)
4 2Y tri_state Open-collector output from buffer 2; rated for maximum sink current 40 mA and output voltage up to 30 V
5 3A input Input to buffer 3; TTL-compatible level required (VIL ≤ 0.8 V, VIH ≥ 2 V)
6 3Y tri_state Open-collector output from buffer 3; rated for maximum sink current 40 mA and output voltage up to 30 V
7 GND power_in Ground reference pin
8 4Y tri_state Open-collector output from buffer 4; rated for maximum sink current 40 mA and output voltage up to 30 V
9 4A input Input to buffer 4; TTL-compatible level required (VIL ≤ 0.8 V, VIH ≥ 2 V)
10 5Y tri_state Open-collector output from buffer 5; rated for maximum sink current 40 mA and output voltage up to 30 V
11 5A input Input to buffer 5; TTL-compatible level required (VIL ≤ 0.8 V, VIH ≥ 2 V)
12 6Y tri_state Open-collector output from buffer 6; rated for maximum sink current 40 mA and output voltage up to 30 V
13 6A input Input to buffer 6; TTL-compatible level required (VIL ≤ 0.8 V, VIH ≥ 2 V)
14 VCC power_in Positive supply voltage; recommended operating range 4.75 V to 5.25 V for SN7407

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN7407DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn7407dr-etched.step / sn7407dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn7407dr.step / sn7407dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (29 pp, sha256 a2fafe2b884dd3a3, retrieved 2026-09-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF