component
SN65MLVD3DRBR
Public Made by Adomby adom
Texas Instruments LVDS ICs, VSON-8-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
SN65MLVD3DRBR
Texas Instruments · LVDS ICs · VSON-8-EP(3x3)
SN65MLVD3DRBR from Texas Instruments, in a VSON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC | power_in | Supply voltage with recommended operating range 3.0 V to 3.6 V and absolute maximum range -0.5 to 4 V. |
| 2 | RE | input | Receiver enable input, active low (enables receiver when low), input voltage range -0.5 to 4 V absolute maximum with VIH minimum of 2 V. |
| 3 | R | output | Data output from receiver with slew-rate controlled transitions, output voltage 0 V to 4 V absolute maximum, VOH minimum 2.4 V, VOL maximum 0.4 V. |
| 4 | GND | power_in | Circuit ground connection and return path for receiver current. |
| 5 | GND | power_in | Circuit ground connection and return path for receiver current. |
| 6 | A | input | Non-inverting M-LVDS differential input terminal, input voltage range -1.8 to 4 V absolute maximum with common-mode input voltage range -1 V to 3.4 V. |
| 7 | B | input | Inverting M-LVDS differential input terminal, input voltage range -1.8 to 4 V absolute maximum with common-mode input voltage range -1 V to 3.4 V. |
| 8 | VCC | power_in | Supply voltage with recommended operating range 3.0 V to 3.6 V and absolute maximum range -0.5 to 4 V. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSON-8-EP(3x3) |
| Category | Interface |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
SN65MLVD3DRBR - Footprint:
Package_SON:VSON-8-1EP_3x3mm_P0.65mm_EP1.6x2.4mm - 3D model: VSON-8-EP(3x3), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal VQFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
sn65mlvd3drbr-etched.step/sn65mlvd3drbr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn65mlvd3drbr.step/sn65mlvd3drbr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (23 pp, sha256
7b21fb01fb2924b9, retrieved 2026-10-01, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# SN65MLVD3DRBR
**Texas Instruments** · LVDS ICs · VSON-8-EP(3x3)
SN65MLVD3DRBR from Texas Instruments, in a VSON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC | power_in | Supply voltage with recommended operating range 3.0 V to 3.6 V and absolute maximum range -0.5 to 4 V. |
| 2 | RE | input | Receiver enable input, active low (enables receiver when low), input voltage range -0.5 to 4 V absolute maximum with VIH minimum of 2 V. |
| 3 | R | output | Data output from receiver with slew-rate controlled transitions, output voltage 0 V to 4 V absolute maximum, VOH minimum 2.4 V, VOL maximum 0.4 V. |
| 4 | GND | power_in | Circuit ground connection and return path for receiver current. |
| 5 | GND | power_in | Circuit ground connection and return path for receiver current. |
| 6 | A | input | Non-inverting M-LVDS differential input terminal, input voltage range -1.8 to 4 V absolute maximum with common-mode input voltage range -1 V to 3.4 V. |
| 7 | B | input | Inverting M-LVDS differential input terminal, input voltage range -1.8 to 4 V absolute maximum with common-mode input voltage range -1 V to 3.4 V. |
| 8 | VCC | power_in | Supply voltage with recommended operating range 3.0 V to 3.6 V and absolute maximum range -0.5 to 4 V. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSON-8-EP(3x3) |
| Category | Interface |
| Pins | 9 |
## CAD (KiCad official)
- Symbol: `SN65MLVD3DRBR`
- Footprint: `Package_SON:VSON-8-1EP_3x3mm_P0.65mm_EP1.6x2.4mm`
- 3D model: VSON-8-EP(3x3), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal VQFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files: `sn65mlvd3drbr-etched.step` / `sn65mlvd3drbr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `sn65mlvd3drbr.step` / `sn65mlvd3drbr.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/sn65mlvd3) (23 pp, sha256 `7b21fb01fb2924b9`, retrieved 2026-10-01, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/sn65mlvd3drbr-datasheet.pdf)