Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN65LVP17DRFT

Texas Instruments · LVDS ICs · WSON-8-EP(2x2)

SN65LVP17DRFT from Texas Instruments, in a WSON-8-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Q output Single-ended gain-stage output that defaults to 575 mV peak-to-peak (GC open equivalent) and has a no-load VOH of VCC - 0.94 V on the SN65LVx17.
2 A input Differential input A, with a common-mode input range of 1.2 V to VCC - (VID/2) and a differential input magnitude of 0.08 V to 1 V.
3 B input Differential input B, paired with A, with the same common-mode range of 1.2 V to VCC - (VID/2) and differential magnitude of 0.08 V to 1 V.
4 VBB power_out Reference voltage output, typically VCC - 1.35 V, for receiving single-ended PECL inputs, limited to ±400 µA, and to be left unconnected or open when not used.
5 EN input Enable input with a high-level threshold of 2 V to VCC and a low-level threshold of 0 V to 0.8 V.
6 Z output Complementary LVPECL differential output paired with Y, with a 3.3 V high-level output of VCC - 1.05 V to VCC - 0.82 V into 50 Ω to VCC - 2 V.
7 Y output LVPECL differential output paired with Z, with a 3.3 V differential output magnitude of 0.6 V to 1 V into 50 Ω to VCC - 2 V.
8 VCC power_in Supply voltage of 2.375 V to 3.6 V, nominal 2.5 V or 3.3 V.
9 GND power_in Network ground, the reference for all voltages on the device, shown on the bottom view as pin 9.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-8-EP(2x2)
Category Interface
Pins 9

CAD (KiCad official)

  • Symbol: SN65LVP17DRFT
  • Footprint: Package_SON:WSON-8-1EP_2x2mm_P0.5mm_EP0.9x1.6mm
  • 3D model: WSON-8-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: sn65lvp17drft-etched.step / sn65lvp17drft-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65lvp17drft.step / sn65lvp17drft.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (18 pp, sha256 60483b430a29a0b9, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF