main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers sn65lvdt9637bd: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/sn65lvdt9637bd · Ray 2d ago
sn65lvdt9637bd-etched.glb sn65lvdt9637bd: factory component page (tier=lcsc) · Ray 2d ago
sn65lvdt9637bd-etched.step sn65lvdt9637bd: factory component page (tier=lcsc) · Ray 2d ago
sn65lvdt9637bd-hero.glb sn65lvdt9637bd: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
sn65lvdt9637bd-hero.overlay.json Publish 0.1.0 · Ray 2d ago
sn65lvdt9637bd.glb Publish 0.1.0 · Ray 2d ago
sn65lvdt9637bd.kicad_mod Publish 0.1.0 · Ray 2d ago
sn65lvdt9637bd.kicad_sym Publish 0.1.0 · Ray 2d ago
sn65lvdt9637bd.lbr Publish 0.1.0 · Ray 2d ago
sn65lvdt9637bd.step Publish 0.1.0 · Ray 2d ago

SN65LVDT9637BD

Texas Instruments · LVDS ICs · SOIC-8

SN65LVDT9637BD from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Supply pin for the 3.3 V receiver; recommended supply range is 3 V to 3.6 V (3.3 V nominal), absolute maximum 4 V.
2 1Y output Receiver 1 output; VOH is at least 2.4 V at IOH = -4 mA and VOL is at most 0.4 V at IOL = 4 mA.
3 2Y output Receiver 2 output; VOH is at least 2.4 V at IOH = -4 mA and VOL is at most 0.4 V at IOL = 4 mA.
4 GND power_in Ground reference for the device; all voltages other than differential bus voltages are referenced to the network ground terminal.
5 2B input Inverting differential input of receiver 2; bus-terminal voltage must stay within -2 V to 4.4 V recommended (absolute -4 V to 6 V), and inputs remain high-impedance on power-down.
6 2A input Non-inverting differential input of receiver 2; bus-terminal voltage must stay within -2 V to 4.4 V recommended (absolute -4 V to 6 V), and inputs remain high-impedance on power-down.
7 1B input Inverting differential input of receiver 1; bus-terminal voltage must stay within -2 V to 4.4 V recommended (absolute -4 V to 6 V), and inputs remain high-impedance on power-down.
8 1A input Non-inverting differential input of receiver 1; bus-terminal voltage must stay within -2 V to 4.4 V recommended (absolute -4 V to 6 V), and inputs remain high-impedance on power-down.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: SN65LVDT9637BD
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sn65lvdt9637bd-etched.step / sn65lvdt9637bd-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65lvdt9637bd.step / sn65lvdt9637bd.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (23 pp, sha256 a6fe6aaf7a83af37, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF