component
SN65LVDT41PW
Public Made by Adomby adom
Texas Instruments LVDS ICs, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+56@@ -0,0 +1,56 @@+# SN65LVDT41PW++**Texas Instruments** · LVDS ICs · TSSOP-20++SN65LVDT41PW from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | 1D | input | LVTTL driver input pin for channel 1, with VIH of at least 2 V and VIL of at most 0.8 V. |+| 2 | GND | power_in | Ground pin. |+| 3 | 2D | input | LVTTL driver input pin for channel 2, with VIH of at least 2 V and VIL of at most 0.8 V. |+| 4 | VCC | power_in | Power supply pin, +3.3 V ± 0.3 V (3 V to 3.6 V recommended operating range). |+| 5 | 3D | input | LVTTL driver input pin for channel 3, with VIH of at least 2 V and VIL of at most 0.8 V. |+| 6 | GND | power_in | Ground pin. |+| 7 | 4D | input | LVTTL driver input pin for channel 4, with VIH of at least 2 V and VIL of at most 0.8 V. |+| 8 | VCC | power_in | Power supply pin, +3.3 V ± 0.3 V (3 V to 3.6 V recommended operating range). |+| 9 | 5R | output | LVTTL receiver output pin for the single receiver channel. |+| 10 | GND | power_in | Ground pin. |+| 11 | 5B | input | Inverting LVDS receiver input pin; differential input magnitude |VID| is 0.1 V to 0.6 V. |+| 12 | 5A | input | Noninverting LVDS receiver input pin; differential input magnitude |VID| is 0.1 V to 0.6 V. |+| 13 | 4Z | output | Inverting LVDS driver output pin for channel 4. |+| 14 | 4Y | output | Noninverting LVDS driver output pin for channel 4. |+| 15 | 3Z | output | Inverting LVDS driver output pin for channel 3. |+| 16 | 3Y | output | Noninverting LVDS driver output pin for channel 3. |+| 17 | 2Z | output | Inverting LVDS driver output pin for channel 2. |+| 18 | 2Y | output | Noninverting LVDS driver output pin for channel 2. |+| 19 | 1Z | output | Inverting LVDS driver output pin for channel 1. |+| 20 | 1Y | output | Noninverting LVDS driver output pin for channel 1. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | TSSOP-20 |+| Category | Interface |+| Pins | 20 |++## CAD (KiCad official)++- Symbol: `SN65LVDT41PW`+- Footprint: `Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm`+- 3D model: TSSOP-20 (KiCad packages3D, STEP)+- 3D model files: `sn65lvdt41pw-etched.step` / `sn65lvdt41pw-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `sn65lvdt41pw.step` / `sn65lvdt41pw.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/sn65lvdt41.pdf) (36 pp, sha256 `03c706fa7aacda22`, retrieved 2026-10-08, tier: manufacturer)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/sn65lvdt41pw-datasheet.pdf)
page.jsonadded+271@@ -0,0 +1,271 @@+{+ "slug": "sn65lvdt41pw",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments LVDS ICs, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "interface",+ "sn65lvdt41pw",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "sn65lvdt41pw.kicad_sym",+ "sn65lvdt41pw.kicad_mod",+ "sn65lvdt41pw.glb",+ "sn65lvdt41pw.step",+ "sn65lvdt41pw.lbr",+ "docs/hero.png",+ "docs/sn65lvdt41pw-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "sn65lvdt41pw-hero.glb",+ "sn65lvdt41pw-hero.overlay.json"+ ],+ "component": {+ "mpn": "SN65LVDT41PW",+ "manufacturer": "Texas Instruments",+ "package": "TSSOP-20",+ "pin_count": 20,+ "category": "Interface",+ "subcategory": "LVDS ICs",+ "datasheet": "https://www.ti.com/lit/ds/symlink/sn65lvdt41.pdf",+ "parts": {+ "symbol": "sn65lvdt41pw.kicad_sym",+ "footprint": "sn65lvdt41pw.kicad_mod",+ "model_3d": "sn65lvdt41pw-hero.glb",+ "model_3d_plain": "sn65lvdt41pw.glb",+ "model_3d_step": "sn65lvdt41pw-etched.step",+ "model_3d_step_plain": "sn65lvdt41pw.step",+ "lbr": "sn65lvdt41pw.lbr"+ },+ "distributor_links": {+ "lcsc": "C1543822",+ "digikey": "296-12738-5-ND",+ "mouser": "595-SN65LVDT41PW"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T14:40:21Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-12738-5-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "595-SN65LVDT41PW",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "1D",+ "type": "input",+ "description": "LVTTL driver input pin for channel 1, with VIH of at least 2 V and VIL of at most 0.8 V."+ },+ {+ "number": "2",+ "name": "GND",+ "type": "power_in",+ "description": "Ground pin."+ },+ {+ "number": "3",+ "name": "2D",+ "type": "input",+ "description": "LVTTL driver input pin for channel 2, with VIH of at least 2 V and VIL of at most 0.8 V."+ },+ {+ "number": "4",+ "name": "VCC",+ "type": "power_in",+ "description": "Power supply pin, +3.3 V ± 0.3 V (3 V to 3.6 V recommended operating range)."+ },+ {+ "number": "5",+ "name": "3D",+ "type": "input",+ "description": "LVTTL driver input pin for channel 3, with VIH of at least 2 V and VIL of at most 0.8 V."+ },+ {+ "number": "6",+ "name": "GND",+ "type": "power_in",+ "description": "Ground pin."+ },+ {+ "number": "7",+ "name": "4D",+ "type": "input",+ "description": "LVTTL driver input pin for channel 4, with VIH of at least 2 V and VIL of at most 0.8 V."+ },+ {+ "number": "8",+ "name": "VCC",+ "type": "power_in",+ "description": "Power supply pin, +3.3 V ± 0.3 V (3 V to 3.6 V recommended operating range)."+ },+ {+ "number": "9",+ "name": "5R",+ "type": "output",+ "description": "LVTTL receiver output pin for the single receiver channel."+ },+ {+ "number": "10",+ "name": "GND",+ "type": "power_in",+ "description": "Ground pin."+ },+ {+ "number": "11",+ "name": "5B",+ "type": "input",+ "description": "Inverting LVDS receiver input pin; differential input magnitude |VID| is 0.1 V to 0.6 V."+ },+ {+ "number": "12",+ "name": "5A",+ "type": "input",+ "description": "Noninverting LVDS receiver input pin; differential input magnitude |VID| is 0.1 V to 0.6 V."+ },+ {+ "number": "13",+ "name": "4Z",+ "type": "output",+ "description": "Inverting LVDS driver output pin for channel 4."+ },+ {+ "number": "14",+ "name": "4Y",+ "type": "output",+ "description": "Noninverting LVDS driver output pin for channel 4."+ },+ {+ "number": "15",+ "name": "3Z",+ "type": "output",+ "description": "Inverting LVDS driver output pin for channel 3."+ },+ {+ "number": "16",+ "name": "3Y",+ "type": "output",+ "description": "Noninverting LVDS driver output pin for channel 3."+ },+ {+ "number": "17",+ "name": "2Z",+ "type": "output",+ "description": "Inverting LVDS driver output pin for channel 2."+ },+ {+ "number": "18",+ "name": "2Y",+ "type": "output",+ "description": "Noninverting LVDS driver output pin for channel 2."+ },+ {+ "number": "19",+ "name": "1Z",+ "type": "output",+ "description": "Inverting LVDS driver output pin for channel 1."+ },+ {+ "number": "20",+ "name": "1Y",+ "type": "output",+ "description": "Noninverting LVDS driver output pin for channel 1."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The datasheet's Pin Functions table lists VCC and GND with type 'I'. Per the KiCad ERC class rules, ; The pin-number-to-name mapping was taken from the pin figure on page 3 (text-extracted, left column ; The datasheet gives no separate limits for the LVDS driver outputs Y and Z, so their descriptions st"+ ],+ "pages_sent": 11,+ "cost_usd": 0.0705,+ "at": "2026-10-08T14:40:01"+ },+ "datasheet": {+ "url": "https://www.ti.com/lit/ds/symlink/sn65lvdt41.pdf",+ "pages": 36,+ "sha256": "03c706fa7aacda22",+ "source_tier": "mfr"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 20,+ "described": 20,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "sn65lvdt41pw.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6.4,+ 6.5,+ 1.2+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "97339947f3a7196470ec2f1d9f9b92bb2fc2ab66ad53be0cf105192585ef3c9a",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "sn65lvdt41pw-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6.4,+ 6.5,+ 1.2+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "21e4115185c8d7791e45cc7c3badbe4033d1d9a9a508544d0f71dca7071f38ae",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}