component
SN65LVDT348PWR
Public Made by Adomby adom
Texas Instruments Pre-ordered Chips, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243
{
"slug": "sn65lvdt348pwr",
"version": "0.1.0",
"type": "component",
"description": "Texas Instruments Pre-ordered Chips, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"interface ics",
"sn65lvdt348pwr",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"sn65lvdt348pwr.kicad_sym",
"sn65lvdt348pwr.kicad_mod",
"sn65lvdt348pwr.glb",
"sn65lvdt348pwr.step",
"sn65lvdt348pwr.lbr",
"docs/hero.png",
"docs/sn65lvdt348pwr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"sn65lvdt348pwr-hero.glb",
"sn65lvdt348pwr-hero.overlay.json",
"sn65lvdt348pwr-etched.glb"
],
"component": {
"mpn": "SN65LVDT348PWR",
"manufacturer": "Texas Instruments",
"package": "TSSOP-16",
"pin_count": 16,
"category": "Interface ICs",
"subcategory": "Pre-ordered Chips",
"datasheet": "https://www.ti.com/lit/ds/symlink/sn65lvdt348.pdf",
"parts": {
"symbol": "sn65lvdt348pwr.kicad_sym",
"footprint": "sn65lvdt348pwr.kicad_mod",
"model_3d": "sn65lvdt348pwr-hero.glb",
"model_3d_plain": "sn65lvdt348pwr-etched.glb",
"model_3d_step": "sn65lvdt348pwr-etched.step",
"model_3d_step_plain": "sn65lvdt348pwr.step",
"lbr": "sn65lvdt348pwr.lbr"
},
"distributor_links": {
"lcsc": "C2672058",
"digikey": "296-SN65LVDT348PWRTR-ND",
"mouser": "595-SN65LVDT348PWR"
},
"distributor_check": {
"checked_at": "2026-10-26T19:19:13Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "296-SN65LVDT348PWRTR-ND",
"status": "found"
},
"mouser": {
"pn": "595-SN65LVDT348PWR",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "RIN1–",
"type": "input",
"description": "Receiver 1 inverting differential input, with -4 V to 5 V common-mode range and an integrated 110-Ω termination to RIN1+ on the LVDT348."
},
{
"number": "2",
"name": "RIN1+",
"type": "input",
"description": "Receiver 1 non-inverting differential input, with -4 V to 5 V common-mode range and an integrated 110-Ω termination to RIN1- on the LVDT348."
},
{
"number": "3",
"name": "RIN2+",
"type": "input",
"description": "Receiver 2 non-inverting differential input, with -4 V to 5 V common-mode range and an integrated 110-Ω termination to RIN2- on the LVDT348."
},
{
"number": "4",
"name": "RIN2–",
"type": "input",
"description": "Receiver 2 inverting differential input, with -4 V to 5 V common-mode range and an integrated 110-Ω termination to RIN2+ on the LVDT348."
},
{
"number": "5",
"name": "RIN3–",
"type": "input",
"description": "Receiver 3 inverting differential input, with -4 V to 5 V common-mode range and an integrated 110-Ω termination to RIN3+ on the LVDT348."
},
{
"number": "6",
"name": "RIN3+",
"type": "input",
"description": "Receiver 3 non-inverting differential input, with -4 V to 5 V common-mode range and an integrated 110-Ω termination to RIN3- on the LVDT348."
},
{
"number": "7",
"name": "RIN4+",
"type": "input",
"description": "Receiver 4 non-inverting differential input, with -4 V to 5 V common-mode range and an integrated 110-Ω termination to RIN4- on the LVDT348."
},
{
"number": "8",
"name": "RIN4–",
"type": "input",
"description": "Receiver 4 inverting differential input, with -4 V to 5 V common-mode range and an integrated 110-Ω termination to RIN4+ on the LVDT348."
},
{
"number": "9",
"name": "EN",
"type": "input",
"description": "Complementary (active-low) enable input shared by all four receivers: outputs are enabled when it is low or open (with the other enable high) and high-impedance when it is high, with VIH of 2 V to 5 V and VIL of 0 V to 0.8 V."
},
{
"number": "10",
"name": "ROUT4",
"type": "tri_state",
"description": "Receiver 4 LVTTL output, high-impedance when disabled, with VOH of at least 2.4 V at -4 mA and VOL of at most 0.4 V at 4 mA."
},
{
"number": "11",
"name": "ROUT3",
"type": "tri_state",
"description": "Receiver 3 LVTTL output, high-impedance when disabled, with VOH of at least 2.4 V at -4 mA and VOL of at most 0.4 V at 4 mA."
},
{
"number": "12",
"name": "GND",
"type": "power_in",
"description": "Ground pin for the device, the reference for all voltages except differential I/O bus voltages."
},
{
"number": "13",
"name": "VCC",
"type": "power_in",
"description": "Supply voltage input, 3 V to 3.6 V (3.3 V nominal), absolute maximum -0.5 V to 4 V."
},
{
"number": "14",
"name": "ROUT2",
"type": "tri_state",
"description": "Receiver 2 LVTTL output, high-impedance when disabled, with VOH of at least 2.4 V at -4 mA and VOL of at most 0.4 V at 4 mA."
},
{
"number": "15",
"name": "ROUT1",
"type": "tri_state",
"description": "Receiver 1 LVTTL output, high-impedance when disabled, with VOH of at least 2.4 V at -4 mA and VOL of at most 0.4 V at 4 mA."
},
{
"number": "16",
"name": "EN",
"type": "input",
"description": "Active-high enable input shared by all four receivers: outputs are enabled when it is high (with the other enable low or open) and high-impedance when it is low, with VIH of 2 V to 5 V and VIL of 0 V to 0.8 V."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-sonnet-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The extracted pin diagram text lost the overbar on the complementary enable, so pins 9 and 16 both r; The datasheet does not say which pins are ROUT1 to ROUT4 in the extracted list. I read the right-han",
"1/16 pins cited to the wrong page (name found elsewhere): ['13:VCC@p5']"
],
"pages_sent": 27,
"cost_usd": 0.1955,
"at": "2026-10-26T19:19:00"
},
"datasheet": {
"url": "https://www.ti.com/lit/ds/symlink/sn65lvdt348.pdf",
"pages": 27,
"sha256": "2c0dc95fd55420c0",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "sn65lvdt348pwr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "6ad5e98224d02a427d9a6b929a28dbc158b9925fba5adec12db05079f1016948",
"checked": "2026-10-26",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "sn65lvdt348pwr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "fc3d1a4f850d7c32637f04ab776047def5f316b73ea0565e9a52ac1ddc07150b",
"checked": "2026-10-26",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}