component

SN65LVDT14PWR

Public Made by Adom

by adom

Texas Instruments LVDS ICs, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacesn65lvdt14pwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN65LVDT14PWR

Texas Instruments · LVDS ICs · TSSOP-20

SN65LVDT14PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Noninverting LVDS receiver input pin; differential voltage range 0.1 to 0.6 V.
2 1B input Inverting LVDS receiver input pin; differential voltage range 0.1 to 0.6 V.
3 2A input Noninverting LVDS receiver input pin; differential voltage range 0.1 to 0.6 V.
4 2B input Inverting LVDS receiver input pin; differential voltage range 0.1 to 0.6 V.
5 3A input Noninverting LVDS receiver input pin; differential voltage range 0.1 to 0.6 V.
6 3B input Inverting LVDS receiver input pin; differential voltage range 0.1 to 0.6 V.
7 4A input Noninverting LVDS receiver input pin; differential voltage range 0.1 to 0.6 V.
8 4B input Inverting LVDS receiver input pin; differential voltage range 0.1 to 0.6 V.
9 5Y output Noninverting LVDS driver output pin; differential output voltage 247 to 454 mV.
10 5Z output Inverting LVDS driver output pin; differential output voltage 247 to 454 mV.
11 GND power_in Ground pin.
12 5D input LVTTL driver input pin; accepts VIH = 2 V and VIL = 0.8 V.
13 VCC power_in Power supply pin, +3.3 V ± 0.3 V (3 to 3.6 V range).
14 4R output LVTTL receiver output pin; VOH = 2.4 V, VOL = 0.4 V.
15 GND power_in Ground pin.
16 3R output LVTTL receiver output pin; VOH = 2.4 V, VOL = 0.4 V.
17 VCC power_in Power supply pin, +3.3 V ± 0.3 V (3 to 3.6 V range).
18 2R output LVTTL receiver output pin; VOH = 2.4 V, VOL = 0.4 V.
19 GND power_in Ground pin.
20 1R output LVTTL receiver output pin; VOH = 2.4 V, VOL = 0.4 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Interface
Pins 20

CAD (KiCad official)

  • Symbol: SN65LVDT14PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: sn65lvdt14pwr-etched.step / sn65lvdt14pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65lvdt14pwr.step / sn65lvdt14pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 03c706fa7aacda22, retrieved 2026-09-26, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF