component

SN65LVDT100DR

Public Made by Adom

by adom

Texas Instruments LVDS ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacesn65lvdt100drfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers sn65lvdt100dr: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/sn65lvdt100dr · Ray 2d ago
sn65lvdt100dr-etched.glb sn65lvdt100dr: factory component page (tier=mfr) · Ray 2d ago
sn65lvdt100dr-etched.step sn65lvdt100dr: factory component page (tier=mfr) · Ray 2d ago
sn65lvdt100dr-hero.glb Publish 0.1.0 · Ray 2d ago
sn65lvdt100dr-hero.overlay.json Publish 0.1.0 · Ray 2d ago
sn65lvdt100dr.glb Publish 0.1.0 · Ray 2d ago
sn65lvdt100dr.kicad_mod Publish 0.1.0 · Ray 2d ago
sn65lvdt100dr.kicad_sym Publish 0.1.0 · Ray 2d ago
sn65lvdt100dr.lbr Publish 0.1.0 · Ray 2d ago
sn65lvdt100dr.step Publish 0.1.0 · Ray 2d ago

SN65LVDT100DR

Texas Instruments · LVDS ICs · SOIC-8

SN65LVDT100DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected Not connected.
2 A input Differential non-inverting input accepting LVDS, PECL, or CML signals to 2 Gbps with voltage range 0 to 4 V and differential magnitude 0.1 to 0.8 V.
3 B input Differential inverting input accepting LVDS, PECL, or CML signals to 2 Gbps with voltage range 0 to 4 V and differential magnitude 0.1 to 0.8 V.
4 NC unconnected Not connected.
5 GND power_in Ground.
6 Z output Differential inverting LVDS output with 110-Ω integrated termination resistor for 100-Ω characteristic impedance transmission lines.
7 Y output Differential non-inverting LVDS output with 110-Ω integrated termination resistor for 100-Ω characteristic impedance transmission lines.
8 VCC power_in Supply voltage, 3.0 to 3.6 V recommended with 3.3 V nominal operation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: SN65LVDT100DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sn65lvdt100dr-etched.step / sn65lvdt100dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65lvdt100dr.step / sn65lvdt100dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (46 pp, sha256 ab1ede4af2432b0a, retrieved 2026-10-03, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF