component
SN65LVDS391PWR
Public Made by Adomby adom
Texas Instruments LVDS ICs, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN65LVDS391PWR
Texas Instruments · LVDS ICs · TSSOP-16
SN65LVDS391PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | EN1,2 | input | Enable input for channels 1 and 2; when driven low, outputs are high-impedance; internal pulldown to ground. |
| 2 | 1A | input | LVTTL input signal for channel 1; accepts 0.8 V to 2.0 V logic levels with internal pulldown. |
| 3 | 2A | input | LVTTL input signal for channel 2; accepts 0.8 V to 2.0 V logic levels with internal pulldown. |
| 4 | VCC | power_in | Supply voltage; operates from 3.0 V to 3.6 V nominal 3.3 V. |
| 5 | GND | power_in | Ground reference. |
| 6 | 3A | input | LVTTL input signal for channel 3; accepts 0.8 V to 2.0 V logic levels with internal pulldown. |
| 7 | 4A | input | LVTTL input signal for channel 4; accepts 0.8 V to 2.0 V logic levels with internal pulldown. |
| 8 | EN3,4 | input | Enable input for channels 3 and 4; when driven low, outputs are high-impedance; internal pulldown to ground. |
| 9 | 4Z | output | Differential LVDS inverting output for channel 4; minimum 247 mV differential swing into 100 Ω load. |
| 10 | 4Y | output | Differential LVDS non-inverting output for channel 4; minimum 247 mV differential swing into 100 Ω load. |
| 11 | 3Z | output | Differential LVDS inverting output for channel 3; minimum 247 mV differential swing into 100 Ω load. |
| 12 | 3Y | output | Differential LVDS non-inverting output for channel 3; minimum 247 mV differential swing into 100 Ω load. |
| 13 | 2Z | output | Differential LVDS inverting output for channel 2; minimum 247 mV differential swing into 100 Ω load. |
| 14 | 2Y | output | Differential LVDS non-inverting output for channel 2; minimum 247 mV differential swing into 100 Ω load. |
| 15 | 1Z | output | Differential LVDS inverting output for channel 1; minimum 247 mV differential swing into 100 Ω load. |
| 16 | 1Y | output | Differential LVDS non-inverting output for channel 1; minimum 247 mV differential swing into 100 Ω load. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Interface |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
SN65LVDS391PWR - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
sn65lvds391pwr-etched.step/sn65lvds391pwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn65lvds391pwr.step/sn65lvds391pwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (41 pp, sha256
0f1613a3d18c924d, retrieved 2026-09-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).