Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN65LVDS2D

Texas Instruments · LVDS ICs · SOIC-8

SN65LVDS2D from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 B input Inverting LVDS receiver input that accepts differential signals with a ±100 mV threshold, up to 600 mV differential, within a common-mode range of 0 V to VCC - 0.8 V.
2 A input Non-inverting LVDS receiver input that accepts differential signals with a ±100 mV threshold, up to 600 mV differential, within a common-mode range of 0 V to VCC - 0.8 V.
3 NC unconnected No internal connection to the lead frame or die; the datasheet recommends grounding NC pins at board level for thermal performance.
4 NC unconnected No internal connection to the lead frame or die; the datasheet recommends grounding NC pins at board level for thermal performance.
5 GND power_in Device ground reference for the supply and all signal voltages.
6 NC unconnected No internal connection to the lead frame or die; the datasheet recommends grounding NC pins at board level for thermal performance.
7 R output LVTTL receiver output; VOH is at least 2.4 V at IOH = -8 mA with VCC = 3 V (1.9 V minimum for 2.6 V to 3.0 V supply), and absolute maximum output current is ±12 mA.
8 VCC power_in Single supply input, recommended 2.4 V to 3.6 V (3.3 V nominal) with absolute maximum rating of 4 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: SN65LVDS2D
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sn65lvds2d-etched.step / sn65lvds2d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65lvds2d.step / sn65lvds2d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (44 pp, sha256 f1b54d3df301bfab, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF