main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers sn65lvdm179dr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/sn65lvdm179dr · Ray 1d ago
sn65lvdm179dr-etched.glb sn65lvdm179dr: factory component page (tier=mfr) · Ray 1d ago
sn65lvdm179dr-etched.step sn65lvdm179dr: factory component page (tier=mfr) · Ray 1d ago
sn65lvdm179dr-hero.glb sn65lvdm179dr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
sn65lvdm179dr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
sn65lvdm179dr.glb Publish 0.1.0 · Ray 1d ago
sn65lvdm179dr.kicad_mod Publish 0.1.0 · Ray 1d ago
sn65lvdm179dr.kicad_sym Publish 0.1.0 · Ray 1d ago
sn65lvdm179dr.lbr Publish 0.1.0 · Ray 1d ago
sn65lvdm179dr.step Publish 0.1.0 · Ray 1d ago

SN65LVDM179DR

Texas Instruments · LVDS ICs · SOIC-8

SN65LVDM179DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Single 3.3-V supply pin; the driver is high impedance when VCC is below 1.5 V.
2 R output Receiver output: high for VID ≥ 50 mV, low for VID ≤ −50 mV, high when the inputs are open (open-circuit failsafe), and indeterminate between ±50 mV.
3 D input Driver input with LVTTL levels that are 5-V tolerant.
4 GND power_in Ground reference; the receiver tolerates up to 1 V of ground potential difference between transmitter and receiver.
5 Y output Non-inverting LVDS driver output; typical 340 mV across a 50-Ω load with a minimum differential magnitude of 247 mV.
6 Z output Inverting LVDS driver output; typical 340 mV across a 50-Ω load with a minimum differential magnitude of 247 mV.
7 B input Inverting receiver differential input; detects a differential voltage of 50 mV.
8 A input Non-inverting receiver differential input; detects a differential voltage of 50 mV.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: SN65LVDM179DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sn65lvdm179dr-etched.step / sn65lvdm179dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65lvdm179dr.step / sn65lvdm179dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 da1071ed34b491ab, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF