SN65LBC184DR

{
  "schema_version": 1,
  "type": "component",
  "slug": "sn65lbc184dr",
  "title": "SN65LBC184DR",
  "brief": "UMW RS-485 / RS-422 ICs, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
  "version": "0.2.0",
  "license": "CC-BY-SA-4.0",
  "tags": [
    "component",
    "interface",
    "sn65lbc184dr"
  ],
  "component": {
    "mpn": "SN65LBC184DR",
    "manufacturer": "UMW",
    "package": "SOP-8",
    "pin_count": 8,
    "category": "Interface",
    "subcategory": "RS-485 / RS-422 ICs",
    "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/6268fd3b04a26fa19cd9a396dc71be9d.pdf",
    "parts": {
      "symbol": "sn65lbc184dr.kicad_sym",
      "footprint": "sn65lbc184dr.kicad_mod",
      "model_3d": "sn65lbc184dr-etched.glb",
      "model_3d_plain": "sn65lbc184dr.glb",
      "model_3d_step": "sn65lbc184dr-etched.step",
      "model_3d_step_plain": "sn65lbc184dr.step",
      "lbr": "sn65lbc184dr.lbr"
    },
    "distributor_links": {},
    "pins": [
      {
        "number": "1",
        "name": "R",
        "type": "output",
        "description": "Receiver output. Drives a logic-level representation of the differential bus (A-B): H when VID >= 0.2 V, L when VID <= -0.2 V, high-impedance when /RE is high. Fail-safe high output when bus inputs are open."
      },
      {
        "number": "2",
        "name": "/RE",
        "type": "input",
        "description": "Receiver output enable, active low. When low the receiver R is enabled; when high R is placed in high-impedance state."
      },
      {
        "number": "3",
        "name": "DE",
        "type": "input",
        "description": "Driver output enable, active high. When high the differential driver outputs A and B are enabled; when low they are placed in high-impedance state."
      },
      {
        "number": "4",
        "name": "D",
        "type": "input",
        "description": "Driver data input. When DE is high, a logic H on D drives A high and B low; a logic L on D drives A low and B high. Ignored when DE is low."
      },
      {
        "number": "5",
        "name": "GND",
        "type": "power_in",
        "description": "Device ground reference. All voltage measurements (except differential bus voltage) are referenced to this pin."
      },
      {
        "number": "6",
        "name": "A",
        "type": "bidirectional",
        "description": "Non-inverting differential bus I/O. Driver non-inverting output and receiver non-inverting input, with integrated transient voltage suppression (400-W surge, +/-15 V continuous common-mode range) and 1/4 unit-load input impedance."
      },
      {
        "number": "7",
        "name": "B",
        "type": "bidirectional",
        "description": "Inverting differential bus I/O. Driver inverting output and receiver inverting input, with integrated transient voltage suppression (400-W surge, +/-15 V continuous common-mode range) and 1/4 unit-load input impedance."
      },
      {
        "number": "8",
        "name": "VCC",
        "type": "power_in",
        "description": "Supply voltage input, +5 V nominal (absolute maximum -0.5 V to 7 V). Disabled supply current is 300 uA max."
      }
    ],
    "provenance": {
      "extractor": "ds2sf",
      "datasheet": {
        "url": "https://datasheet.lcsc.com/datasheet/pdf/6268fd3b04a26fa19cd9a396dc71be9d.pdf",
        "pages": 23,
        "sha256": "53d77bcd7a987620",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 8,
        "described": 8,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "pin1": {
      "pad": "1",
      "at": [
        -2.475,
        -1.905
      ],
      "corner": "top-left",
      "source": "silk-marker",
      "derived_from": "SOIC-8_3.9x4.9mm_P1.27mm@sha256:074ecb2092b24fa4",
      "mark": "drawn"
    }
  },
  "metadata": {
    "specs": {
      "Manufacturer": "UMW",
      "Package": "SOP-8",
      "Category": "Interface",
      "Pins": "8"
    }
  },
  "sections": [
    "hero",
    "viewers",
    "readme",
    "breadcrumbs",
    "info"
  ],
  "discovery_triggers": [
    "sn65lbc184dr"
  ],
  "discovery_pitch": "SN65LBC184DR (UMW) component page with datasheet-verified CAD.",
  "author": {
    "name": "Ray"
  },
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "sn65lbc184dr.kicad_sym",
    "sn65lbc184dr.kicad_mod",
    "sn65lbc184dr.glb",
    "sn65lbc184dr.step",
    "sn65lbc184dr-etched.step",
    "sn65lbc184dr.lbr",
    "docs/hero.png",
    "docs/sn65lbc184dr-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html"
  ],
  "visibility": {
    "public": true
  },
  "variants": [
    {
      "mpn": "SN65LBC184DRD",
      "kind": "packaging"
    },
    {
      "mpn": "SN65LBC184DR",
      "kind": "packaging"
    },
    {
      "mpn": "SN65LBC184DRP",
      "kind": "packaging"
    }
  ],
  "updated_at": "2026-09-25T06:30:49.614Z"
}