Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN65LBC173ADR

Texas Instruments · RS-485 / RS-422 ICs · SOIC-16

SN65LBC173ADR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1B input Channel 1 inverting differential bus input; receiver accepts common-mode voltages from −7 V to 12 V.
2 1A input Channel 1 non-inverting differential bus input; receiver accepts common-mode voltages from −7 V to 12 V.
3 1Y output Channel 1 receiver output with 3-state control; high when 1A > 1B, high-impedance when disabled.
4 G input Active-high receiver enable input; all receiver outputs forced to high-impedance when logic low.
5 2Y output Channel 2 receiver output with 3-state control; high when 2A > 2B, high-impedance when disabled.
6 2A input Channel 2 non-inverting differential bus input; receiver accepts common-mode voltages from −7 V to 12 V.
7 2B input Channel 2 inverting differential bus input; receiver accepts common-mode voltages from −7 V to 12 V.
8 GND power_in Device ground and reference for all voltage measurements.
9 3B input Channel 3 inverting differential bus input; receiver accepts common-mode voltages from −7 V to 12 V.
10 3A input Channel 3 non-inverting differential bus input; receiver accepts common-mode voltages from −7 V to 12 V.
11 3Y output Channel 3 receiver output with 3-state control; high when 3A > 3B, high-impedance when disabled.
12 G input Active-low receiver enable input; all receiver outputs forced to high-impedance when logic high.
13 4Y output Channel 4 receiver output with 3-state control; high when 4A > 4B, high-impedance when disabled.
14 4A input Channel 4 non-inverting differential bus input; receiver accepts common-mode voltages from −7 V to 12 V.
15 4B input Channel 4 inverting differential bus input; receiver accepts common-mode voltages from −7 V to 12 V.
16 VCC power_in Power supply input; recommended operating range is 4.75 V to 5.25 V nominal.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Interface
Pins 16

CAD (KiCad official)

  • Symbol: SN65LBC173ADR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: sn65lbc173adr-etched.step / sn65lbc173adr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65lbc173adr.step / sn65lbc173adr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (21 pp, sha256 e30e02899800e7fe, retrieved 2026-10-01, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF