Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN65HVD78DRBR

Texas Instruments · RS-485 / RS-422 ICs · SON-8-EP(3x3)

SN65HVD78DRBR from Texas Instruments, in a SON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 R output Receive data output (digital output) from the bus receiver.
2 RE input Active-low receiver enable digital input; the datasheet specifies VIH of 2 V minimum and VIL of 0.8 V maximum for this input.
3 DE input Active-high driver enable digital input; the datasheet specifies VIH of 2 V minimum and VIL of 0.8 V maximum for this input.
4 D input Driver data input (digital input); the datasheet specifies VIH of 2 V minimum and VIL of 0.8 V maximum, with absolute maximum voltage of -0.3 V to 5.7 V.
5 GND power_in Local device ground, the reference potential for the device.
6 A bidirectional Bus I/O: driver output or receiver input, complementary to B; voltage at A or B is limited to -13 V to 16.5 V per the absolute maximum ratings.
7 B bidirectional Bus I/O: driver output or receiver input, complementary to A; voltage at A or B is limited to -13 V to 16.5 V per the absolute maximum ratings.
8 VCC power_in Supply pin; the datasheet specifies 3 V to 3.6 V (3.3 V nominal), with absolute maximum of -0.5 V to 5 V.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SON-8-EP(3x3)
Category Interface
Pins 9

CAD (KiCad official)

  • Symbol: SN65HVD78DRBR
  • Footprint: Package_SON:WSON-8-1EP_3x3mm_P0.5mm_EP1.6x2.0mm
  • 3D model: SON-8-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: sn65hvd78drbr-etched.step / sn65hvd78drbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65hvd78drbr.step / sn65hvd78drbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (46 pp, sha256 34f5900786acbc46, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF