Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN65HVD75DR

Texas Instruments · RS-485 / RS-422 ICs · SOIC-8

SN65HVD75DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 R output Receive data output. CMOS-level digital output from the differential receiver; drives the host UART RX line. Follows the A-B bus differential state when the receiver is enabled (RE low).
2 RE input Active-low receiver enable. Drive low to enable the receiver output R; drive high to place R in high-impedance (receiver disabled). 5-V-tolerant logic input.
3 DE input Active-high driver enable. Drive high to enable the differential driver onto the A/B bus; drive low to place A and B in high-impedance. 5-V-tolerant logic input.
4 D input Driver data input. CMOS-level logic input that sets the differential polarity on A/B when the driver is enabled (DE high). 5-V-tolerant logic input.
5 GND power_in Local device ground / reference potential for VCC and all logic and bus signals.
6 A bidirectional RS-485 differential bus I/O, complementary to B. Non-inverting driver output when DE is high; non-inverting receiver input when RE is low. Bus voltage range -13 V to +16.5 V (abs max), common-mode -7 V to +12 V.
7 B bidirectional RS-485 differential bus I/O, complementary to A. Inverting driver output when DE is high; inverting receiver input when RE is low. Bus voltage range -13 V to +16.5 V (abs max), common-mode -7 V to +12 V.
8 VCC power_in Supply voltage input. Recommended 3.0-3.6 V (3.3 V nom); abs max 5 V. Bypass locally to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • SN65HVD75DRD
  • SN65HVD75DR
  • SN65HVD75DRDGK
  • SN65HVD75DRDGKR
  • SN65HVD75DRB
  • SN65HVD75DRBR

CAD (KiCad official)

  • Symbol: SN65HVD75DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sn65hvd75dr-etched.step / sn65hvd75dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65hvd75dr.step / sn65hvd75dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (47 pp, sha256 b46f5803fa8302f9, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF