Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN65HVD3086EDR

Texas Instruments · RS-485 / RS-422 ICs · SOIC-14

SN65HVD3086EDR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection.
2 R tri_state Receiver output, high-impedance when RE is high or open, otherwise driven high or low according to differential input VID = V(A) - V(B).
3 RE input Receiver enable, active low; high or open puts R in high-impedance, input range 0 to VCC with VIH min 2 V and VIL max 0.8 V.
4 DE input Driver enable, active high; low or open puts Y and Z in high-impedance, input range 0 to VCC with VIH min 2 V and VIL max 0.8 V.
5 D input Driver data input; with DE high, D high drives Y high and Z low, D low drives Y low and Z high.
6 GND power_in Ground, connected internally to pin 7.
7 GND power_in Ground, connected internally to pin 6.
8 NC unconnected No internal connection.
9 Y tri_state Non-inverting RS-485 driver bus output, high-impedance when driver disabled, bus voltage range -7 V to 12 V recommended, 16 kV HBM ESD.
10 Z tri_state Inverting RS-485 driver bus output, high-impedance when driver disabled, bus voltage range -7 V to 12 V recommended, 16 kV HBM ESD.
11 B input Inverting RS-485 receiver bus input, common-mode range -7 V to 12 V, 16 kV HBM ESD.
12 A input Non-inverting RS-485 receiver bus input, common-mode range -7 V to 12 V, 16 kV HBM ESD.
13 VCC power_in Supply voltage, 4.5 V to 5.5 V recommended (absolute max 7 V), connected internally to pin 14.
14 VCC power_in Supply voltage, 4.5 V to 5.5 V recommended (absolute max 7 V), connected internally to pin 13.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Interface
Pins 14

CAD (KiCad official)

  • Symbol: SN65HVD3086EDR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn65hvd3086edr-etched.step / sn65hvd3086edr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65hvd3086edr.step / sn65hvd3086edr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 1bfe4b03225a71f6, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF