Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN65HVD267DR

Texas Instruments · CAN Transceivers · SOIC-8

SN65HVD267DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TXD input CAN transmit data input, LOW for dominant and HIGH for recessive bus states; the terminal is pulled up to VCC to force a recessive input if it floats.
2 GND power_in Ground connection; all voltages except differential bus voltages are referenced to this terminal.
3 VCC power_in Transceiver 5-V supply voltage with absolute maximum of 6 V; undervoltage lockout places the device in protected mode with the bus high impedance when VCC is bad.
4 RXD output CAN receive data output, LOW for dominant and HIGH for recessive bus states, with a maximum output current of 12 mA; on the SN65HVD267 it returns high during an RXD dominant timeout.
5 FAULT output Open-drain FAULT output on the SN65HVD267 that turns off and goes high when pulled up to VCC or the IO supply on a TXD dominant timeout, RXD dominant timeout, thermal shutdown, or undervoltage lockout, with a maximum output current of 20 mA.
6 CANL bidirectional Low-level CAN bus line; bus I/O voltage is limited to -27 V to 40 V (absolute maximum).
7 CANH bidirectional High-level CAN bus line; bus I/O voltage is limited to -27 V to 40 V (absolute maximum).
8 S input Mode select terminal, active high to select silent mode; the terminal is pulled down to GND to force normal mode if it floats, and logic input voltage is limited to -0.3 V to 6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: SN65HVD267DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sn65hvd267dr-etched.step / sn65hvd267dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65hvd267dr.step / sn65hvd267dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 8efd4739903f27e6, retrieved 2026-10-11, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF