Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN65HVD230DR

Texas Instruments · CAN Transceivers · SOIC-8

SN65HVD230DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D input CAN transmit data input (TXD / driver input). LOW drives a dominant bus state, HIGH allows the recessive bus state. CMOS input referenced to VCC (VIH >= 2 V, VIL <= 0.8 V).
2 GND power_in Ground/return connection. All voltages in the datasheet are referenced to this pin.
3 VCC power_in Transceiver 3.3-V supply voltage. Recommended range 3.0 V to 3.6 V; absolute maximum -0.3 V to 6 V. Bypass locally with a decoupling capacitor.
4 R output CAN receive data output (RXD / receiver output). LOW for a dominant bus state, HIGH for a recessive bus state. CMOS push-pull output driving up to
5 Vref output VCC/2 reference output pin (nominal 0.5VCC, guaranteed 0.45VCC to 0.55*VCC at
6 CANL bidirectional Low-level CAN differential bus line. Driven low in dominant state, floats to common mode (~VCC/2) in recessive. Operates over -2 V to 7 V common mode and withstands +/-25 V transients; +/-16 kV HBM ESD.
7 CANH bidirectional High-level CAN differential bus line. Driven high in dominant state, floats to common mode (~VCC/2) in recessive. Operates over -2 V to 7 V common mode and withstands +/-25 V transients; +/-16 kV HBM ESD.
8 RS input Mode-select pin. Strong pull-down to GND selects high-speed mode; strong pull-up to VCC selects low-power (standby/sleep) mode; a 10 kOhm to 100 kOhm resistor to GND selects slope-control mode (slew ~15 V/us at 10 kOhm, ~2 V/us at 100 kOhm).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • SN65HVD230DR
  • SN65HVD230DRD

CAD (KiCad official)

  • Symbol: SN65HVD230DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sn65hvd230dr-etched.step / sn65hvd230dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65hvd230dr.step / sn65hvd230dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 e98fc0c59168c035, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF