Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN65HVD1176DR

Texas Instruments · RS-485 / RS-422 ICs · SOIC-8

SN65HVD1176DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 R output Receive data output. Digital CMOS output presenting the recovered logic level from the differential bus (A-B). High when VID ≥ -0.02 V (fail-safe idle → high); driven only when RE is low.
2 RE input Receiver enable, active-low. Drive low to enable the receiver output R; drive high to place R in high-impedance. VIH ≥ 2 V, VIL ≤ 0.8 V.
3 DE input Driver enable, active-high. Drive high to enable the differential driver onto A/B; drive low to place the driver in high-impedance. VIH ≥ 2 V, VIL ≤ 0.8 V.
4 D input Driver data input. TTL/CMOS-compatible logic input whose state determines the polarity of the differential output on A/B when DE is high. VIH ≥ 2 V, VIL ≤ 0.8 V.
5 GND power_in Local device ground / reference potential. Connect to the system ground plane.
6 A bidirectional Non-inverting RS-485/PROFIBUS bus I/O. Driver non-inverting output and receiver non-inverting input (complementary to B). Differential VOD > 2.1 V into 54 Ω; withstands -9 V to +14 V continuous and ±40 V transient (through 100 Ω).
7 B bidirectional Inverting RS-485/PROFIBUS bus I/O. Driver inverting output and receiver inverting input (complementary to A). Withstands -9 V to +14 V continuous and ±40 V transient (through 100 Ω).
8 VCC power_in Supply voltage input. Recommended 4.75 V to 5.25 V (nominal 5 V); device tolerates 3 V to 5.5 V per pin-function table. Bypass locally with a low-ESR capacitor to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • SN65HVD1176DR
  • SN65HVD1176DRD

CAD (KiCad official)

  • Symbol: SN65HVD1176DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sn65hvd1176dr-etched.step / sn65hvd1176dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65hvd1176dr.step / sn65hvd1176dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 50d6038b4fdc42de, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF