main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs sn65hvd1050qdrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers sn65hvd1050qdrq1: viewers · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Initial commit: component/sn65hvd1050qdrq1 · Ray 9d ago
sn65hvd1050qdrq1-etched.fit.json sn65hvd1050qdrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
sn65hvd1050qdrq1-etched.glb sn65hvd1050qdrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
sn65hvd1050qdrq1-etched.step sn65hvd1050qdrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
sn65hvd1050qdrq1.glb Publish 0.1.0 · Ray 9d ago
sn65hvd1050qdrq1.kicad_mod Publish 0.1.0 · Ray 9d ago
sn65hvd1050qdrq1.kicad_sym Publish 0.1.0 · Ray 9d ago
sn65hvd1050qdrq1.lbr Publish 0.1.0 · Ray 9d ago
sn65hvd1050qdrq1.step Publish 0.1.0 · Ray 9d ago

SN65HVD1050QDRQ1

Texas Instruments · CAN Transceivers · SOIC-8

SN65HVD1050QDRQ1 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TXD input Transmit input to CAN driver; falling edge triggers dominant time-out protection circuit which disables driver if no rising edge occurs before timeout expires.
2 GND power_in Ground return terminal; reference for all voltage measurements.
3 VCC power_in Supply voltage input; operating range 4.75 V to 5.25 V per recommended operating conditions.
4 RXD output Receive output from CAN differential receiver; high-level output voltage 4.0 V to 4.6 V, low-level 0.2 V to 0.4 V at ±2 mA load current.
5 Vref power_in Voltage reference output providing VCC/2 (0.4 VCC to 0.6 VCC); supports output current from -50 mA to 50 mA.
6 CANL bidirectional CAN Low differential bus terminal; accepts -12 V to 12 V common-mode input with -27 V to 40 V bus-fault protection and ±8 kV ESD protection.
7 CANH bidirectional CAN High differential bus terminal; accepts -12 V to 12 V common-mode input with -27 V to 40 V bus-fault protection and ±8 kV ESD protection.
8 S input Silent mode/standby control input; high level (2 V to 5.25 V) disables driver for listen-only operation with receiver fully functional; low level (0 V to 0.8 V) enables full CAN communication.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: SN65HVD1050QDRQ1
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sn65hvd1050qdrq1-etched.step / sn65hvd1050qdrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65hvd1050qdrq1.step / sn65hvd1050qdrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 6151e5ad6a78126d, retrieved 2026-09-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF