component
SN65HVD1050DR-JSM
Public Made by Adomby adom
JSMSEMI CAN Transceivers, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN65HVD1050DR-JSM
JSMSEMI · CAN Transceivers · SOP-8
SN65HVD1050DR-JSM from JSMSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | TXD | input | Transmit data input from controller; TXD high drives CAN bus to recessive state, TXD low drives bus to dominant state; VIH ≥ 2.0 V, VIL ≤ 0.8 V at Vcc = 5 V. |
| 2 | GND | power_in | Ground reference (0 V) for all internal circuitry. |
| 3 | VCC | power_in | Positive supply input; recommended operating range 4.5 V to 5.5 V (typ 5 V); quiescent supply current typ 25 mA, max 40 mA in dominant state. |
| 4 | RXD | output | Receive data output to controller; high when CAN bus is recessive, low when bus is dominant; output swings to Vcc or GND. |
| 5 | Vref | power_out | Internal reference voltage output at Vcc/2 (range 0.45 × Vcc to 0.55 × Vcc, typ 0.5 × Vcc); provides bus mid-point bias reference. |
| 6 | CANL | bidirectional | Low-side CAN bus terminal; driven low in dominant state; absolute bus voltage range −58 V to +58 V. |
| 7 | CANH | bidirectional | High-side CAN bus terminal; driven high in dominant state; absolute bus voltage range −58 V to +58 V. |
| 8 | S | input | High-speed / silent mode select input; low = normal high-speed operating mode (up to 1 Mbps), high = silent (listen-only) mode with driver disabled. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | JSMSEMI |
| Package | SOP-8 |
| Category | Interface |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
SN65HVD1050DR-JSM - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
sn65hvd1050dr-jsm-etched.step/sn65hvd1050dr-jsm-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn65hvd1050dr-jsm.step/sn65hvd1050dr-jsm.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: JSMSEMI datasheet (12 pp, sha256
0c26f327e320752d, retrieved 2026-09-18, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-sonnet-4-6(vision), consensusclaude-opus-4-7(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).