Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN65HVD1050

Texas Instruments · CAN transceiver · SOIC-8

Physical-layer interface between a CAN controller and a two-wire CAN bus, meeting ISO 11898 at data rates up to 1 Mbps. TXD and RXD connect to the controller, CANH and CANL to the differential bus, and the S pin selects normal or a low-current standby mode. Bus pins survive +/-14 kV HBM ESD and wide common-mode swings, so it holds up in noisy automotive and industrial wiring. Runs from a single 5 V supply with a VREF output for the controller side.

Pinout

Pin Name Type Function
1 TXD input CAN transmit data input from local protocol controller. LOW drives the bus into the dominant state; HIGH releases it to the recessive state. A dominant time-out circuit disables the driver if TXD is held low longer than t(dom) (280-700 µs) to prevent bus lockup.
2 GND power_in Device ground reference.
3 VCC power_in Transceiver 5 V supply. Recommended operating range 4.5 V to 5.5 V; absolute max 7 V. Bypass locally per Power Supply Recommendations.
4 RXD output CAN receive data output to local protocol controller. LOW indicates a dominant bus state; HIGH indicates a recessive bus state. Push-pull CMOS output (VOH ≥ 3.8 V at -2 mA, VOL ≤ 0.4 V at 2 mA).
5 VREF output Reference output voltage nominally equal to VCC/2 (typ 2.3 V at VCC = 5 V). Available to stabilize the output common-mode voltage of external circuitry.
6 CANL bidirectional Low-level CAN bus line. Differential I/O pin driven low in the dominant state and biased to VCC/2 in the recessive state. Withstands -27 V to 40 V DC and ±200 V transients per ISO 7637.
7 CANH bidirectional High-level CAN bus line. Differential I/O pin driven high in the dominant state and biased to VCC/2 in the recessive state. Withstands -27 V to 40 V DC and ±200 V transients per ISO 7637.
8 S input Mode select pin. Logic LOW (tie to GND) selects high-speed normal mode; logic HIGH places the device into listen-only silent mode (driver off, receiver active).

Key specifications

Parameter Value
Type CAN bus transceiver (ISO 11898)
Data rate Up to 1 Mbps
Supply 4.75-5.25 V
Common-mode range -12 V to 12 V
Bus ESD +/-14 kV HBM
Modes Normal / standby (S pin)
Package SOIC-8

Ordering variants

Same part, different packaging or reel option.

  • SN65HVD1050D (SOIC-8, tube)
  • SN65HVD1050DR (SOIC-8, tape & reel)

CAD (KiCad official)

  • Symbol: Interface_CAN_LIN:SN65HVD1050D (KiCad official)
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 41d9bb19199e2cb0, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF