component

SMP100MC-140

Public Made by Adom

by adom

STMicroelectronics Thyristor Surge Suppressors (TSS), SMB(DO-214AA). Unpolarised two-terminal part: the datasheet prints no pin numbers, so pins 1 and 2 follow the library convention, KiCad symbol/footprint/3D.

componenttvs-fuse-board level protectionsmp100mc-140factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
smp100mc-140 / README.md
History Download
Ray Publish 0.1.0 a5310b6 12d ago

SMP100MC-140

STMicroelectronics · Thyristor Surge Suppressors (TSS) · SMB(DO-214AA)

SMP100MC-140 from STMicroelectronics, in a SMB(DO-214AA). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1 passive Terminal 1 of an unpolarised fuse; either orientation.
2 2 passive Terminal 2 of an unpolarised fuse; either orientation.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SMB(DO-214AA)
Category TVS/Fuse/Board Level Protection
Pins 2

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Repetitive peak pulse current IPP 100 A 10/1000 µs 3
Fail-safe mode maximum current IFS 5 kA 8/20 µs 3
Non repetitive surge peak on-state current ITSM 18 A sinusoidal, t = 0.2 s 3
I2t value for fusing I2t 20 A²s t = 16.6 ms 3
Storage temperature range Tstg -55 150 °C 3
Operating junction temperature range Tj -40 150 °C 3
Maximum lead temperature for soldering TL 260 °C during 10 s 3
Junction to ambient thermal resistance Rth(j-a) 100 °C/W with recommended footprint 3
Junction to leads thermal resistance Rth(j-l) 20 °C/W 3
Leakage current at VRM IRM 2 µA at VRM = 126 V 4
Leakage current at VR IR 5 µA at VR = 140 V 4
Dynamic breakover voltage VBO 180 V dynamic, see Figure 16 test circuit 1 4
Static breakover voltage VBO 175 V static at IBO, see Figure 17 test circuit 2 4
Holding current IH 150 mA see Figure 18 test circuit 3 4
Capacitance C 30 pF VR = 50 V bias, VRMS = 1 V, F = 1 MHz 4
Capacitance C 60 pF VR = 2 V bias, VRMS = 1 V, F = 1 MHz 4

CAD (KiCad official)

  • Symbol: SMP100MC-140
  • Footprint: Diode_SMD:D_SMB
  • 3D model: SMB(DO-214AA) (KiCad packages3D, STEP)
  • 3D model files: smp100mc-140-etched.step / smp100mc-140-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); smp100mc-140.step / smp100mc-140.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (13 pp, sha256 16ecda3f9fc3f870, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins, primary two-terminal convention (convention), consensus off (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF