Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SM6T7V5CA

STMicroelectronics · TVS · SMB(DO-214AA)

SM6T7V5CA from STMicroelectronics, in a SMB(DO-214AA). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 K passive Cathode: the banded/marked end per the datasheet; pad 1 of the KiCad diode footprint.
2 A passive Anode.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SMB(DO-214AA)
Category Circuit Protection
Pins 2

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reverse leakage current, 25 °C IRM 20 µA IRM max @VRM, 25 °C 3
Reverse leakage current, 85 °C IRM 50 µA IRM max @VRM, 85 °C 3
Breakdown voltage VBR 7.13 7.5 7.88 V @IR = 10 mA; pulse test tp < 50 ms 3
Clamping voltage, 10/1000 µs surge VCL 11.3 V 10/1000 µs, IPP = 53 A 3
Dynamic resistance, 10/1000 µs surge RD 0.065 Ω 10/1000 µs 3
Clamping voltage, 8/20 µs surge VCL 14.5 V 8/20 µs, IPP = 276 A 3
Dynamic resistance, 8/20 µs surge RD 0.024 Ω 8/20 µs 3
Voltage temperature coefficient αT 6.1 10-4/ °C VBR temperature coefficient (used in VBR @ TJ formula, note 2) 3
Peak pulse power dissipation PPP 600 W Tj initial = Tamb 2
Storage temperature range Tstg -65 150 °C 2
Operating junction temperature range Tj -55 150 °C 2
Maximum lead temperature for soldering TL 260 during 10 s 2
Junction to leads thermal resistance Rth(j-l) 20 °C/W 2
Junction to ambient thermal resistance Rth(j-a) 100 °C/W on printed circuit on recommended pad layout 2

CAD (KiCad official)

  • Symbol: SM6T7V5CA
  • Footprint: Diode_SMD:D_SMB
  • 3D model: SMB(DO-214AA) (KiCad packages3D, STEP)
  • 3D model files: sm6t7v5ca-etched.step / sm6t7v5ca-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sm6t7v5ca.step / sm6t7v5ca.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (10 pp, sha256 9340708960a8d7f6, retrieved 2026-10-21, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins, primary cathode-band convention (convention), consensus off (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF