Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SM15T33CA-E3

Vishay Intertech · ESD And Surge Protection (TVS/ESD) · SMC(DO-214AB)

SM15T33CA-E3 from Vishay Intertech, in a SMC(DO-214AB). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 K passive Cathode: the banded/marked end per the datasheet; pad 1 of the KiCad diode footprint.
2 A passive Anode.

Key specifications

Parameter Value
Manufacturer Vishay Intertech
Package SMC(DO-214AB)
Category Circuit Protection
Pins 2

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Breakdown voltage (minimum) VBR 31.4 V at IT = 1.0 mA; VBR measured after IT applied for 300 us square wave pulse 2
Breakdown voltage (maximum) VBR 34.7 V at IT = 1.0 mA; VBR measured after IT applied for 300 us square wave pulse 2
Temperature coefficient of VBR (maximum) αT 9.8 10-4/°C 2
Peak pulse power PPPM 1500 W 10/1000 us waveform (fig. 1), non-repetitive current pulse 1
Power dissipation on infinite heatsink PD 6.5 W at TA = 50 °C 1
Operating junction and storage temperature range TJ, TSTG -65 150 °C 1
Stand-off voltage VRM 28.2 V as printed in table (single value, no min/max label) 2
Leakage current at VRM IRM 1 μA at VRM 2
Clamping voltage at IPPM (10/1000 us) VC 45.7 V at IPPM = 33.0 A, 10/1000 us waveform 2
Clamping voltage at IPPM (8/20 us) VC 59 V at IPPM = 169 A, 8/20 us waveform 2
Typical thermal resistance, junction to ambient air RθJA 75 °C/W mounted on minimum recommended pad layout 2
Typical thermal resistance, junction to lead RθJL 15 °C/W 2

CAD (KiCad official)

  • Symbol: SM15T33CA-E3
  • Footprint: Diode_SMD:D_SMC
  • 3D model: SMC(DO-214AB) (KiCad packages3D, STEP)
  • 3D model files: sm15t33ca-e3-etched.step / sm15t33ca-e3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sm15t33ca-e3.step / sm15t33ca-e3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay Intertech datasheet (5 pp, sha256 c1a7dafa6e87a367, retrieved 2026-10-15, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins, primary cathode-band convention (convention), consensus off (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF