main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 21d ago
viewers slvu2-8-8btg: viewers · Ray 21d ago
package.json Publish 0.1.0 · Ray 21d ago
page.json Set visibility: public · Ray 21d ago
README.md Publish 0.1.0 · Ray 21d ago
slvu2-8-8btg-etched.glb Publish 0.1.0 · Ray 21d ago
slvu2-8-8btg-etched.step slvu2-8-8btg: factory component page (tier=lcsc) · Ray 21d ago
slvu2-8-8btg-hero.glb slvu2-8-8btg: hero GLB from the etched model (keeps the MPN mark) · Ray 21d ago
slvu2-8-8btg-hero.overlay.json Publish 0.1.0 · Ray 21d ago
slvu2-8-8btg.glb Publish 0.1.0 · Ray 21d ago
slvu2-8-8btg.kicad_mod Publish 0.1.0 · Ray 21d ago
slvu2-8-8btg.kicad_sym Publish 0.1.0 · Ray 21d ago
slvu2-8-8btg.lbr Publish 0.1.0 · Ray 21d ago
slvu2-8-8btg.step Publish 0.1.0 · Ray 21d ago

SLVU2.8-8BTG

TECH PUBLIC · ESD And Surge Protection (TVS/ESD) · SO-8

SLVU2.8-8BTG from TECH PUBLIC, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O1 bidirectional Protected line, paired with pin 2 in the line-pair TVS cell shown in the pin diagram; VRWM 2.8V max, IPP 20A (8/20µs), ±30kV ESD.
2 I/O2 bidirectional Protected line, paired with pin 1 in the line-pair TVS cell shown in the pin diagram; VRWM 2.8V max, IPP 20A (8/20µs), ±30kV ESD.
3 I/O3 bidirectional Protected line, paired with pin 4 in the line-pair TVS cell shown in the pin diagram; VRWM 2.8V max, IPP 20A (8/20µs), ±30kV ESD.
4 I/O4 bidirectional Protected line, paired with pin 3 in the line-pair TVS cell shown in the pin diagram; VRWM 2.8V max, IPP 20A (8/20µs), ±30kV ESD.
5 I/O5 bidirectional Protected line, paired with pin 6 in the line-pair TVS cell shown in the pin diagram; VRWM 2.8V max, IPP 20A (8/20µs), ±30kV ESD.
6 I/O6 bidirectional Protected line, paired with pin 5 in the line-pair TVS cell shown in the pin diagram; VRWM 2.8V max, IPP 20A (8/20µs), ±30kV ESD.
7 I/O7 bidirectional Protected line, paired with pin 8 in the line-pair TVS cell shown in the pin diagram; VRWM 2.8V max, IPP 20A (8/20µs), ±30kV ESD.
8 I/O8 bidirectional Protected line, paired with pin 7 in the line-pair TVS cell shown in the pin diagram; VRWM 2.8V max, IPP 20A (8/20µs), ±30kV ESD.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SO-8
Category Circuit Protection
Pins 8

CAD (KiCad official)

  • Symbol: SLVU2.8-8BTG
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: slvu2-8-8btg-etched.step / slvu2-8-8btg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); slvu2-8-8btg.step / slvu2-8-8btg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (4 pp, sha256 15ee1df6f3c5431b, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF