component

SLM8835EG

Public Made by Adom

by adom

Sillumin Gate Drivers, QFN-36-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentmotor driver icsslm8835egfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers slm8835eg: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
slm8835eg-etched.glb Publish 0.1.0 · Ray 7d ago
slm8835eg-etched.step slm8835eg: factory component page (tier=lcsc) · Ray 7d ago
slm8835eg-hero.glb slm8835eg: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
slm8835eg-hero.overlay.json Publish 0.1.0 · Ray 7d ago
slm8835eg.glb Publish 0.1.0 · Ray 7d ago
slm8835eg.kicad_mod Publish 0.1.0 · Ray 7d ago
slm8835eg.kicad_sym Publish 0.1.0 · Ray 7d ago
slm8835eg.lbr Publish 0.1.0 · Ray 7d ago
slm8835eg.step Publish 0.1.0 · Ray 7d ago

SLM8835EG

Sillumin · Gate Drivers · QFN-36-EP(6x6)

SLM8835EG from Sillumin, in a QFN-36-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DNC unconnected Do not connect; leave this pin floating.
2 DNC unconnected Do not connect; leave this pin floating.
3 IN2N input Inverting input of the compensation amplifier (Chopper 2); input voltages to AGND are limited to -0.3 V to VVDD.
4 OUT2 output Output of the compensation amplifier (Chopper 2); absolute maximum output current is 50 mA to AGND.
5 VLIM/SD input Voltage limit and shutdown input that sets the cooling and heating TEC voltage limits; the device shuts down when this pin is pulled below 0.07 V.
6 ILIM input Current limit input that sets the TEC cooling and heating current limits; VILIM_HEATING must not exceed 1.2 V and VILIM_COOLING must be more than 1.3 V.
7 VDD power_in Power for the controller circuits, specified at 2.7 V to 5.5 V.
8 VREF power_out 2.5 V reference output (2.475 V to 2.525 V at 0 to 10 mA); absolute maximum reference current is 20 mA.
9 DNC unconnected Do not connect; leave this pin floating.
10 DNC unconnected Do not connect; leave this pin floating.
11 DNC unconnected Do not connect; leave this pin floating.
12 AGND power_in Signal ground; the absolute maximum offset from PGNDL/PGNDS is -0.3 V to 0.3 V.
13 EN/SY input Enable/synchronization input: logic high above 2.1 V enables the device, low below 0.8 V shuts it down, and an external clock of 1.85 MHz to 3.25 MHz may be applied.
14 VTEC output TEC voltage monitor output where 1.25 V corresponds to 0 V across the TEC, with an output range of 0.005 V to 2.625 V.
15 SFB input Feedback input of the PWM TEC controller output, with an input bias current of 1 to 2 µA.
16 ITEC output TEC current monitor output where 1.25 V corresponds to 0 A, with a current sense gain of 0.285 V/A and a maximum output current of 2 mA.
17 PGNDS power_in Power ground of the PWM TEC controller.
18 PGNDS power_in Power ground of the PWM TEC controller.
19 DNC unconnected Do not connect; leave this pin floating.
20 SW output Switch node output of the PWM TEC controller, with absolute maximum voltage of 6.0 V to PGNDS and maximum source/sink current of 3.5 A.
21 SW output Switch node output of the PWM TEC controller, with absolute maximum voltage of 6.0 V to PGNDS and maximum source/sink current of 3.5 A.
22 PVINS power_in Power input for the PWM TEC driver, specified at 2.7 V to 5.5 V.
23 PVINS power_in Power input for the PWM TEC driver, specified at 2.7 V to 5.5 V.
24 PVINL power_in Power input for the linear TEC driver, specified at 2.7 V to 5.5 V.
25 PVINL power_in Power input for the linear TEC driver, specified at 2.7 V to 5.5 V.
26 LDR output Output of the linear TEC controller, with maximum source/sink current of 3.5 A and LDR to PGNDL limited to -0.3 V to VPVINL.
27 LDR output Output of the linear TEC controller, with maximum source/sink current of 3.5 A and LDR to PGNDL limited to -0.3 V to VPVINL.
28 PGNDL power_in Power ground of the linear TEC controller.
29 PGNDL power_in Power ground of the linear TEC controller.
30 TMPGD output Temperature good output that goes high when VOUT1 is within the 1.46 V to 1.54 V detection window, with VOH of 2.0 V minimum and VOL of 0.4 V maximum at no load.
31 OUT1 output Output of the error amplifier (Chopper 1), with absolute maximum output current of 50 mA to AGND.
32 IN1N input Inverting input of the error amplifier (Chopper 1); input voltages to AGND are limited to -0.3 V to VVDD.
33 IN1P input Noninverting input of the error amplifier (Chopper 1); input voltages to AGND are limited to -0.3 V to VVDD.
34 IN2P input Noninverting input of the compensation amplifier (Chopper 2), used for the temperature setpoint; input voltages to AGND are limited to -0.3 V to VVDD.
35 DNC unconnected Do not connect; leave this pin floating.
36 DNC unconnected Do not connect; leave this pin floating.
37 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Sillumin
Package QFN-36-EP(6x6)
Category Motor Driver ICs
Pins 37

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Shutdown Current ISD 350 700 μA EN/SY = AGND or VLIM/SD = AGND 7
Under Voltage Lockout Threshold 2.45 2.55 2.65 V VVDD Rising 7
Under Voltage Lockout Hysteresis 80 90 100 mV 7
Reference Voltage VVREF 2.475 2.5 2.525 V IVREF = 0 mA to 10 mA 7
P-MOSFET ON Resistance (Linear, LDR) RDSON_PMOS 33 45 mΩ ILDR = 0.6 A, VPVIN = 5.0 V 7
P-MOSFET ON Resistance (Linear, LDR) RDSON_PMOS 40 54 mΩ ILDR = 0.6 A, VPVIN = 3.3 V 7
N-MOSFET ON Resistance (Linear, LDR) RDSON_NMOS 27 40 mΩ ILDR = 0.6 A, VPVIN = 5.0 V 7
N-MOSFET ON Resistance (Linear, LDR) RDSON_NMOS 40 50 mΩ ILDR = 0.6 A, VPVIN = 3.3 V 7
PWM Duty Cycle DSW 6 93 % 8
SFB Input Bias Current ISFB 1 2 μA 8
Internal Oscillator Frequency fOSC 1.85 2 2.15 MHz EN/SY high 8
External Synchronization Frequency fSYNC 1.85 3.25 MHz 8
Synchronization Pulse Duty Cycle DSYNC 10 90 % 8
EN/SY Input Current IEN/SY 0.3 0.5 μA 8
Pull-Down Current IPULL-DOWN 0.3 0.5 μA 8
Input Offset Voltage (Chopper 1) VOS1 10 100 μV VCM1 = 1.5 V, VOS1 = VIN1P, VIN1N 8
Input Offset Voltage (Chopper 2) VOS2 10 100 μV VCM1 = 1.5 V, VOS2 = VIN2P, VIN2N 8
Input Voltage Range VCM1, VCM2 0 V 8
ILIM Input Voltage Range Cooling VILIMC 1.3 V Cooling 8
ILIM Input Voltage Range Heating VILIMH 0.2 1.2 V Heating 8
Current-Limit Threshold Cooling VILIMC_TH 1.98 2 2.02 V VITEC = 0.5 V 8
Current-Limit Threshold Heating VILIMH_TH 0.48 0.5 0.52 V VITEC = 2 V 8
ILIM Input Current Heating IILIMH -0.2 0.2 μA 8
ILIM Input Current Cooling IILIMC 37.5 40 42.5 μA Sourcing current 8
VLIM/SD Input Voltage Range VLIM 0.2 V 9
VLIM/SD Input Current Cooling IILIMC -0.2 0.2 μA VOUT2 < VVREF/2 9
VLIM/SD Input Current Heating IILIMH 8 10 12 μA VOUT2 > VVREF/2, sinking current 9
Current Measurement Accuracy ILDR_ERROR -15 15 % 1A ≤ ILDR ≤ 3 A 9
ITEC Voltage Accuracy (Cooling, 1 A) VITEC_@_1A 1.493 1.535 1.577 V Cooling, VVREF/2 + ILDR × RCS 9
ITEC Voltage Output Range VITEC 0 V ITEC = 0 A 9
ITEC Bias Voltage VITEC_BIAS 1.215 1.25 1.285 V ILDR = 0 A 9
Maximum ITEC Output Current IITEC_Max -2 2 mA 9
Voltage Sense Gain AVTEC 0.24 0.25 0.26 V/V 9
Voltage Measurement Accuracy VVTEC_@_1_V 1.475 1.5 1.525 V VLDR, VSFB = 1 V 9
VTEC Output Voltage Range VVTEC 0.005 2.625 V 9
VTEC Bias Voltage VVTEC_B 1.225 1.25 1.275 V VLDR = VSFB 9
Maximum VTEC Output Current IVTEC_Max -2 2 mA 9
Absolute Max: VPVINL / VPVINS to PGNDL / PGNDS VPVINL, VPVINS -0.3 6 V PVINL to PGNDL; PVINS to PGNDS (QFN) 6
Absolute Max: LDR to PGNDL (QFN) VLDR -0.3 V LDR to PGNDL (QFN) 6
Absolute Max: SW to PGNDS VSW -0.3 6 V SW to PGNDS 6
Absolute Max: SFB / VLIM/SD / IN1P / IN1N / IN2P / IN2N / EN/SY to AGND VSFB -0.3 V SFB / VLIM/SD / IN1P / IN1N / IN2P / IN2N / EN/SY to AGND 6
Absolute Max: AGND to PGNDL / PGNDS VGND -0.3 0.3 V AGND to PGNDL / PGNDS 6
Absolute Max: VDD / OUT1 / OUT2 / ITEC / VTEC to AGND VVDD, VITEC, VVTEC -0.3 6 V VDD / OUT1 / OUT2 / ITEC / VTEC to AGND 6
Absolute Max: VREF to AGND VVREF -0.3 3 V VREF to AGND 6
Absolute Max: VREF Current IVREF 20 mA VREF current 6
Absolute Max: OUT1 to AGND Current IOUT1 50 mA OUT1 to AGND 6
Absolute Max: OUT2 to AGND Current IOUT2 50 mA OUT2 to AGND 6
Absolute Max: ITEC Current IITEC 50 mA ITEC current 6
Absolute Max: VTEC Current IVTEC 50 mA VTEC current 6
Absolute Max: Junction Temperature TJ 150 °C 6
Absolute Max: Storage Temperature Range TSTG -65 150 °C 6
Driver Supply Voltage Range VPVINL, VPVINS 2.7 5.5 V 6
Controller Supply Voltage VVDD 2.7 5.5 V 6
Operation Junction Temperature TJ -40 125 °C 6
Thermal Resistance, Junction to Ambient 33 °C/W 6
Thermal Resistance, Junction to Case 1.2 °C/W 6

CAD (KiCad official)

  • Symbol: SLM8835EG
  • Footprint: Package_DFN_QFN:QFN-36-1EP_6x6mm_P0.5mm_EP3.7x3.7mm
  • 3D model: QFN-36-EP(6x6) (KiCad packages3D, STEP)
  • 3D model files: slm8835eg-etched.step / slm8835eg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); slm8835eg.step / slm8835eg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Sillumin datasheet (18 pp, sha256 fc6a9b04471185c8, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF