← Commit history

Set visibility: public

Ray ·8c7fa7808d · ·parent 7082ec6
1 file changed +8−5
page.json+8−5
@@ -62,7 +62,7 @@         "number": "6",         "name": "NTC",         "type": "input",-        "description": "Battery temperature detection input. Sources ~50 uA (45-55 uA) into an external NTC thermistor (10 k\u03a9 @ 25\u00b0C typical) referenced to GND. Suspends charging outside the 190 mV low / 1.46 V high thresholds. Leave floating or tie to VCC to disable; tying to GND disables charging."+        "description": "Battery temperature detection input. Sources ~50 uA (45-55 uA) into an external NTC thermistor (10 kΩ @ 25°C typical) referenced to GND. Suspends charging outside the 190 mV low / 1.46 V high thresholds. Leave floating or tie to VCC to disable; tying to GND disables charging."       },       {         "number": "7",@@ -74,13 +74,13 @@         "number": "8",         "name": "COMP",         "type": "passive",-        "description": "Loop stability compensation node. Connect a series R-C (e.g., 120 \u03a9 / 220 nF) to GND close to the IC."+        "description": "Loop stability compensation node. Connect a series R-C (e.g., 120 Ω / 220 nF) to GND close to the IC."       },       {         "number": "9",         "name": "FB",         "type": "input",-        "description": "Battery voltage feedback input. In SEL=GND/VCC modes an optional series resistor trims float voltage; when SEL is floating, FB regulates to 1.205 V and an external divider sets VFLOAT = 1.205 \u00d7 (R4+R5)/R5."+        "description": "Battery voltage feedback input. In SEL=GND/VCC modes an optional series resistor trims float voltage; when SEL is floating, FB regulates to 1.205 V and an external divider sets VFLOAT = 1.205 × (R4+R5)/R5."       },       {         "number": "10",@@ -110,7 +110,7 @@         "number": "14",         "name": "GVC",         "type": "passive",-        "description": "Gate voltage clamp node. A 100 nF capacitor from GVC to VCC clamps the external PMOS gate-drive swing to \u2265VCC-6.3 V, protecting low-VGS PMOS parts."+        "description": "Gate voltage clamp node. A 100 nF capacitor from GVC to VCC clamps the external PMOS gate-drive swing to ≥VCC-6.3 V, protecting low-VGS PMOS parts."       }     ],     "provenance": {@@ -174,5 +174,8 @@     "docs/slm6900-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file