component
SLM2003ECA-DG
Public Made by Adomby adom
Sillumin Gate Drive ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 2h ago |
| viewers | 2h ago |
| package.json | 2h ago |
| page.json | 2h ago |
| README.md | 2h ago |
| slm2003eca-dg-etched.glb | 2h ago |
| slm2003eca-dg-etched.step | 2h ago |
| slm2003eca-dg-hero.glb | 2h ago |
| slm2003eca-dg-hero.overlay.json | 2h ago |
| slm2003eca-dg.glb | 2h ago |
| slm2003eca-dg.kicad_mod | 2h ago |
| slm2003eca-dg.kicad_sym | 2h ago |
| slm2003eca-dg.lbr | 2h ago |
| slm2003eca-dg.step | 2h ago |
SLM2003ECA-DG
Sillumin · Gate Drive ICs · SOIC-8
SLM2003ECA-DG from Sillumin, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC | power_in | Low-side and logic fixed supply, recommended 10 V to 18 V (absolute maximum 20 V). |
| 2 | HIN | input | Logic input for high-side gate driver output HO, in phase; 0 V to 10 V input range, 3.3 V/5 V logic compatible. |
| 3 | LIN | input | Logic input for low-side gate driver output LO, out of phase; 0 V to 10 V input range, 3.3 V/5 V logic compatible. |
| 4 | COM | power_in | Low-side return (ground reference for the device). |
| 5 | LO | output | Low-side gate drive output, swings from 0 V to VCC. |
| 6 | VS | power_in | High-side floating supply return (offset voltage up to 200 V). |
| 7 | HO | output | High-side gate drive output, swings from VS to VB. |
| 8 | VB | power_in | High-side floating supply, VS+10 V to VS+18 V recommended (absolute maximum 220 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Sillumin |
| Package | SOIC-8 |
| Category | Power Supply Chip |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| High-side floating absolute voltage (abs max) | VB | -0.3 | 220 | V | 5 | ||
| Low-side and logic fixed supply voltage (abs max) | VCC | -0.3 | 20 | V | 5 | ||
| Logic input voltage (HIN & LIN) (abs max) | VIN | -0.3 | 10 | V | 5 | ||
| Allowable offset supply voltage transient | dVS/dt | 50 | V/ns | 5 | |||
| Package power dissipation | PD | 0.625 | W | TA ≤ +25°C | 5 | ||
| Thermal resistance, junction to ambient | θJA | 200 | °C/W | 5 | |||
| Junction temperature | TJ | 150 | °C | 5 | |||
| Storage temperature | TS | -55 | 150 | °C | 5 | ||
| Lead temperature (soldering, 10 seconds) | TL | 300 | °C | 5 | |||
| High-side floating supply offset voltage (recommended) | VS | 200 | V | 5 | |||
| Low-side and logic fixed supply voltage (recommended) | VCC | 10 | 18 | V | 5 | ||
| Logic input voltage (HIN & LIN) (recommended) | VIN | 0 | 10 | V | 5 | ||
| Ambient temperature | TA | -40 | 125 | °C | 5 | ||
| Turn-on propagation delay | ton | 125 | 200 | ns | VS = 0 V | 6 | |
| Turn-off propagation delay | toff | 125 | 200 | ns | VS = 0 V | 6 | |
| Turn-on rise time | tr | 70 | 100 | ns | 6 | ||
| Turn-off fall time | tf | 25 | 40 | ns | 6 | ||
| Deadtime | DT | 500 | ns | 6 | |||
| Delay matching, HS & LS turn-on/off | MT | 60 | ns | 6 | |||
| Logic 1 (HIN) & Logic 0 (LIN) input voltage | VIH | 2.5 | V | VCC = 10 V to 18V | 6 | ||
| Logic 0 (HIN) & Logic 1 (LIN) input voltage | VIL | 0.8 | V | VCC = 10 V to 18V | 6 | ||
| High level output voltage, VBIAS - VO | VOH | 0.4 | 0.6 | V | IO = 20 mA | 6 | |
| Low level output voltage | VOL | 0.13 | 0.2 | V | IO = 20 mA | 6 | |
| Offset supply leakage current | ILK | 50 | µA | VB = VS = 200 V | 6 | ||
| Quiescent VBS supply current | IQBS | 105 | 160 | µA | Vo = 0 V | 6 | |
| Quiescent VCC supply current | IQCC | 245 | 390 | µA | Vo = 0 V | 6 | |
| Logic 1 input bias current on HIN | IIN+ | 100 | 150 | µA | HIN = 5 V | 6 | |
| Logic 1 input bias current on LIN | IIN+ | 80 | µA | LIN = 0 V | 6 | ||
| Logic 0 input bias current on HIN | IIN- | 5 | µA | HIN = 0 V | 6 | ||
| Logic 0 input bias current on LIN | IIN- | -80 | µA | LIN = 5 V | 6 | ||
| VCC supply under-voltage positive going threshold | VCCUV+ | 8 | 8.6 | 9.5 | V | 6 | |
| VCC supply under-voltage negative going threshold | VCCUV- | 7.6 | 8.2 | 9 | V | 7 | |
| Output high short circuit pulsed current | IO+ | 130 | 290 | mA | VO = 0 V, VIN = VIH, PW ≤ 10 µs | 7 | |
| Output low short circuit pulsed current | IO- | 270 | 600 | mA | VO = 15 V, VIN = VIL, PW ≤ 10 µs | 7 | |
| VBS supply under-voltage positive going threshold | VBSUV+ | 8.6 | V | 7 | |||
| VBS supply under-voltage negative going threshold | VBSUV- | 7.9 | V | 7 |
CAD (KiCad official)
- Symbol:
SLM2003ECA-DG - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
slm2003eca-dg-etched.step/slm2003eca-dg-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);slm2003eca-dg.step/slm2003eca-dg.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Sillumin datasheet (9 pp, sha256
4b1e2469a76daa06, retrieved 2026-10-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).