main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23d ago
viewers sl8820: viewers · Ray 23d ago
package.json Publish 0.1.0 · Ray 23d ago
page.json Set visibility: public · Ray 23d ago
README.md Publish 0.1.0 · Ray 23d ago
sl8820-etched.glb Publish 0.1.0 · Ray 23d ago
sl8820-etched.step sl8820: factory component page (tier=lcsc) · Ray 23d ago
sl8820-hero.glb sl8820: hero GLB from the etched model (keeps the MPN mark) · Ray 23d ago
sl8820-hero.overlay.json Publish 0.1.0 · Ray 23d ago
sl8820.glb Publish 0.1.0 · Ray 23d ago
sl8820.kicad_mod Publish 0.1.0 · Ray 23d ago
sl8820.kicad_sym Publish 0.1.0 · Ray 23d ago
sl8820.lbr Publish 0.1.0 · Ray 23d ago
sl8820.step Publish 0.1.0 · Ray 23d ago

SL8820

Slkor SLKORMICRO Elec · MOSFETs · SOT-23-6

SL8820 from Slkor SLKORMICRO Elec, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1, with body diode to the common drain; VDS rating 20 V.
2 D1,D2 passive Common drain of MOSFET 1 and MOSFET 2, internally tied to pin 5; ID 6 A continuous, 25 A pulsed.
3 S2 passive Source of MOSFET 2, with body diode to the common drain; VDS rating 20 V.
4 G2 input Gate of MOSFET 2; absolute maximum gate-source voltage ±12 V.
5 D1,D2 passive Common drain of MOSFET 1 and MOSFET 2, internally tied to pin 2; ID 6 A continuous, 25 A pulsed.
6 G1 input Gate of MOSFET 1; absolute maximum gate-source voltage ±12 V.

Key specifications

Parameter Value
Manufacturer Slkor SLKORMICRO Elec
Package SOT-23-6
Category Transistors/Thyristors
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS 20 V 1
Gate-Source Voltage VGS -12 12 V 1
Continuous Drain Current ID 6 A 1
Pulsed Drain Current IDM 25 A Note 1: repetitive rating, pulse width limited by maximum junction temperature 1
Junction Temperature TJ 150 ℃ 1
Storage Temperature TSTG -55 150 ℃ 1
Lead Temperature for Soldering Purposes TL 260 ℃ 1/8 in from case for 10 s 1
Drain-source breakdown voltage V(BR)DSS 20 V VGS = 0V, ID = 250µA 2
Gate-body leakage current IGSS -100 100 nA VGS = ±12V, VDS = 0V 2
Gate threshold voltage VGS(th) 0.5 V VDS = VGS, ID = 250µA 2
Drain-source on-resistance RDS(on) 18 mΩ VGS = 2.5V, ID = 5.5A 2
Diode forward voltage VSD 1 V IS = 1.50A, VGS = 0V 2
Forward transconductance gFS 10 S VDS = 5V, ID = 6A 2
Input Capacitance Ciss 615 pF VDS = 10V, VGS = 0V, f = 1MHz 2
Output Capacitance Coss 150 pF VDS = 10V, VGS = 0V, f = 1MHz 2
Reverse Transfer Capacitance Crss 120 pF VDS = 10V, VGS = 0V, f = 1MHz 2
Turn-on delay time td(on) 7.2 ns VGS = 5V, VDS = 10V, RL = 1.4Ω, RGEN = 3Ω 2
Turn-on rise time tr 13 ns VGS = 5V, VDS = 10V, RL = 1.4Ω, RGEN = 3Ω 2
Turn-off delay time td(off) 29 ns VGS = 5V, VDS = 10V, RL = 1.4Ω, RGEN = 3Ω 2
Turn-off fall time tf 11 ns VGS = 5V, VDS = 10V, RL = 1.4Ω, RGEN = 3Ω 2
Total Gate Charge Qg 12 nC VDS = 10V, VGS = 4.5V, ID = 6A 2
Gate-Source Charge Qgs 1.2 nC VDS = 10V, VGS = 4.5V, ID = 6A 2
Gate-Drain Charge Qgd 3 nC VDS = 10V, VGS = 4.5V, ID = 6A 2
Thermal Resistance from Junction to Ambient RθJA 100 ℃/W Surface mounted on FR4 board, t≤10 sec (note 2) 1

CAD (KiCad official)

  • Symbol: SL8820
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: sl8820-etched.step / sl8820-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sl8820.step / sl8820.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Slkor SLKORMICRO Elec datasheet (5 pp, sha256 f685ffd45713b165, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF