Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SL54123ADC-TR

Semiment · Leakage Protection ICs · SOP-8

SL54123ADC-TR from Semiment, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN1 input Signal amplifier input 1, connected to the zero-sequence current transformer (ZCT) secondary.
2 IN2 input Signal amplifier input 2, connected to the zero-sequence current transformer (ZCT) secondary.
3 GND power_in Ground.
4 NC unconnected No connect pin.
5 OA output Amplifier output, with an external filter capacitor (330nF in the test circuit).
6 DLY passive Delay setting pin with an external filter capacitor (3.3nF in the test circuit); sources typically 50uA high current and 10uA low current.
7 OS output Output control pin driving the external thyristor (SCR) with a ~30ms (20-40ms) high-level pulse on trip.
8 VDD power_in Power supply pin; internally regulated supply voltage 4.8-5.4V (typ 5.2V), absolute maximum operating current 8mA.

Key specifications

Parameter Value
Manufacturer Semiment
Package SOP-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
电源电流 (Supply current) IS 150 250 1000 uA V1=5.2V 5
电源电压 (Supply voltage) VDD 4.8 5.2 5.4 V V1=5.5V 5
DLY 脚输出高电流 IDLYH 35 50 70 uA V1=5.5V, VDLY=0V, VIN1-VIN2=30mV 5
DLY 脚输出低电流 IDLYL 10 uA V1=5.5V, VDLY=1.6V, VIN1-VIN2=0mV 5
OS 脚输出高电流 IOSH 120 250 1000 uA V1=5.5V, VIN1-VIN2=30mV 5
OS 脚输出低电平 VOSL 0.6 V V1=5.5V, VIN1-VIN2=30mV 5
正动作电压 VPT 4.5 5.5 mV V1=5.5V, VIN1-VIN2 5
负动作电压 VNT 4.5 5.5 mV V1=5.5V, VIN2-VIN1 5
锁存时间 TON 20 30 40 ms V1=5.5V, VIN1-VIN2=30mV 5
管脚对地电压 Vn -1 7.5 V 5
工作温度 TA -20 85 ℃ 5
存储温度 TSTG -55 150 ℃ 5
工作电压 VDD 85 V 5
工作电流 IDD 8 mA 5

CAD (KiCad official)

  • Symbol: SL54123ADC-TR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: sl54123adc-tr-etched.step / sl54123adc-tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sl54123adc-tr.step / sl54123adc-tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Semiment datasheet (10 pp, sha256 091621c354821ae1, retrieved 2026-10-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF