main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers sl4882a: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Publish 0.1.0 · Ray 2d ago
sl4882a-etched.glb Publish 0.1.0 · Ray 2d ago
sl4882a-etched.step sl4882a: factory component page (tier=lcsc) · Ray 2d ago
sl4882a-hero.glb sl4882a: hero GLB from the etched model (keeps the MPN mark) · Ray 2d ago
sl4882a-hero.overlay.json Publish 0.1.0 · Ray 2d ago
sl4882a.glb Publish 0.1.0 · Ray 2d ago
sl4882a.kicad_mod Publish 0.1.0 · Ray 2d ago
sl4882a.kicad_sym Publish 0.1.0 · Ray 2d ago
sl4882a.lbr Publish 0.1.0 · Ray 2d ago
sl4882a.step Publish 0.1.0 · Ray 2d ago
verification.json Verified: Published by the parts factory: tier lcsc, 8 pins · Ray 2d ago

SL4882A

Slkor(SLKORMICRO Elec.) · MOSFETs · SOP-8

SL4882A from Slkor(SLKORMICRO Elec.), in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (N-channel, VDS 40 V, ID 8 A).
2 G1 input Gate of MOSFET 1; gate-source voltage limit is ±20 V.
3 S2 passive Source of MOSFET 2 (N-channel, VDS 40 V, ID 8 A).
4 G2 input Gate of MOSFET 2; gate-source voltage limit is ±20 V.
5 D2 passive Drain of MOSFET 2 (VDS 40 V, RDS(on) max 20 mΩ at VGS=10 V).
6 D2 passive Drain of MOSFET 2, internally common with the other D2 pin.
7 D1 passive Drain of MOSFET 1 (VDS 40 V, RDS(on) max 20 mΩ at VGS=10 V).
8 D1 passive Drain of MOSFET 1, internally common with the other D1 pin.

Key specifications

Parameter Value
Manufacturer Slkor(SLKORMICRO Elec.)
Package SOP-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Breakdown Voltage BV(BR)DSS 40 V VGS=0V, ID=250μA 2
Zero Gate Voltage Drain Current IDSS 1 uA VDS=40V, VGS=0V 2
Gate-Body Leakage Current IGSS -100 100 nA VGS=±20V, VDS=0V 2
Gate Threshold Voltage VGS(th) 1 1.5 2.5 V VDS=VGS, ID=250μA 2
Drain-Source On-State Resistance RDS(on) 15 20 mΩ VGS=10V, ID=8A 2
Drain-Source On-State Resistance RDS(on) 24 35 mΩ VGS=4.5V, ID=4A 2
Forward on voltage VSD 1.2 V Tj=25℃, Is=3A 2
Drain-Source Voltage VDS 40 V 1
Gate-Source Voltage VGS -20 20 V 1
Maximum Junction Temperature TJ 150 °C 1
Storage Temperature Range TSTG -55 150 °C 1
Diode Continuous Forward Current IS 8 A Tc=25°C 1
Pulse Drain Current Tested IDM 38 A Tc=25°C 1
Continuous Drain Current ID 8 A Tc=25°C, VGS=10V 1
Thermal Resistance Junction-Ambient RθJA 60 °C/W 1 in2 Pad of 2-oz Copper 1

CAD (KiCad official)

  • Symbol: SL4882A
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: sl4882a-etched.step / sl4882a-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sl4882a.step / sl4882a.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Slkor(SLKORMICRO Elec.) datasheet (4 pp, sha256 c34b2c6dc94e6721, retrieved 2026-11-05, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF