Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SL4459

Slkor(SLKORMICRO Elec.) · MOSFETs · SOP-8

SL4459 from Slkor(SLKORMICRO Elec.), in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET, shown as S on the pin assignment diagram.
2 S passive Source of the P-channel MOSFET, shown as S on the pin assignment diagram.
3 S passive Source of the P-channel MOSFET, shown as S on the pin assignment diagram.
4 G input Gate of the P-channel MOSFET; VGS maximum ±20V, with RDS(ON) specified at VGS=-10V and -4.5V.
5 D passive Drain of the P-channel MOSFET (VDS = -30V, ID = -6.5A continuous).
6 D passive Drain of the P-channel MOSFET (VDS = -30V, ID = -6.5A continuous).
7 D passive Drain of the P-channel MOSFET (VDS = -30V, ID = -6.5A continuous).
8 D passive Drain of the P-channel MOSFET (VDS = -30V, ID = -6.5A continuous).

Key specifications

Parameter Value
Manufacturer Slkor(SLKORMICRO Elec.)
Package SOP-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS -30 V 1
Gate-Source Voltage VGS -20 20 V 1
Drain Current-Continuous ID -6.5 A TA=25℃ 1
Drain Current-Pulsed (Note 1) IDM -22 A Note 1: repetitive rating, pulse width limited by maximum junction temperature 1
Maximum Power Dissipation PD 2 W 1
Operating Junction and Storage Temperature Range TJ,TSTG -55 150 ℃ 1
Thermal Resistance, Junction-to-Ambient (Note 2) RθJA 50 ℃/W Note 2: surface mounted on FR4 board, t ≤ 10 sec 1
Drain-Source Breakdown Voltage BVDSS -30 -33 V VGS=0V ID=-250μA 1
Zero Gate Voltage Drain Current IDSS -1 μA VDS=-24V,VGS=0V 2
Gate-Body Leakage Current IGSS -100 100 nA VGS=±20V,VDS=0V 2
Gate Threshold Voltage VGS(th) -1 -2 V VDS=VGS,ID=-250μA 2
Drain-Source On-State Resistance RDS(ON) 46 mΩ VGS=-10V, ID 2
Drain-Source On-State Resistance RDS(ON) 58 mΩ VGS=-6V, ID=-5A 2
Drain-Source On-State Resistance RDS(ON) 72 mΩ VGS=-4.5V, ID=-5A 2
Forward Transconductance gFS 4 7 S VDS=-15V,ID=-6.5A 2
Diode Forward Voltage (Note 3) VSD -1.2 V VGS=0V,IS=-1.7A 2

CAD (KiCad official)

  • Symbol: SL4459
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: sl4459-etched.step / sl4459-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sl4459.step / sl4459.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Slkor(SLKORMICRO Elec.) datasheet (6 pp, sha256 6cc58355beb34bad, retrieved 2026-11-05, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF