main
History Download
Ray Publish 0.1.0 db7cc36 20h ago

SL4275-G

Slkor(SLKORMICRO Elec.) · Linear Voltage Regulators (LDO) · TO-263-5

SL4275-G from Slkor(SLKORMICRO Elec.), in a TO-263-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I power_in Input supply (operating 5.5V to 42V, absolute max 42V); bypass with a ceramic capacitor to ground close to the IC.
2 RQ output Open-drain reset output that needs an external pull-up resistor and is pulled low when VQ falls below the reset threshold VRT (4.65V typ); may be left floating if unused.
3 GND power_in Ground, internally connected to the heat sink tab.
4 D passive Reset delay pin; connect a capacitor to ground to set the reset delay time (trd = CD*1.8V/6uA); may be left floating if unused, giving about 8us.
5 Q power_out 5V regulated output (4.9V to 5.1V, up to 450mA) requiring a capacitor to ground with CQ ≥ 22uF and ESR < 5Ω at 10kHz.
6 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Slkor(SLKORMICRO Elec.)
Package TO-263-5
Category Power Management
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input voltage VI -0.3 42 V Tj=-40 to 150°C 4
Output voltage VQ -0.3 12 V 4
Junction temperature Tj -40 150 °C 结温 4
Storage temperature Tstg -40 150 °C 存储温度 4
Thermal resistance junction-ambient Rthj-a 50 90 K/W 仅管脚 4
ESD HBM VESD-HBM -2000 2000 V 人体模型 JESD22-A114 4
ESD CDM VESD-CDM -1000 1000 V 充电设备模型 JESD22-C101E 4
Operating voltage VI 5.5 13.5 42 V VI=13.5V; -40°C≤Tj≤150°C 5
Output voltage VQ 4.9 5 5.1 V IQ<450m;VI<42V 5
Output current limit IQ 450 800 mA VI=13.5V 5
Quiescent current 1 Iq1 80 100 uA IQ = 5mA 5
Quiescent current 2 Iq2 0.5 mA IQ = 400mA 5
Dropout voltage Vdr 0.3 0.5 V IQ = 300mA 5
Load regulation ΔVQLo 150 mV 5mA<IQ<450mA 5
Line regulation ΔVQLi 2 10 mV 8V<VI<40V,IQ=5mA 5
Power supply rejection ratio PSRR 70 dB [email protected] 5
Output capacitance CQ 1 uF ESR≤5Ω@10KHZ 5
Reset threshold VRT 4.5 4.65 4.8 V 输出电压跌落 5
Reset hysteresis Vhys 0.2 V 5
Reset response time trr 2 us 5
Reset output low voltage VRQL 0.4 V Rext≥5KΩ ;VQ<VRT 5
Reset output leakage current IRQ 0 1 uA VRQ=5V 5
Upper timing threshold VDT 1.8 V 5
Lower timing threshold VDL 0.2 0.4 0.6 V 5
Delay capacitor charge current ICharge 3 6 9 uA VD=0V 5
Reset delay time trd 10 15 20 ms CD=47nF 5
Reset delay time, no capacitor trd 8 us 引脚无电容 5
Thermal resistance junction-case RthJC 3.6 K/W 测量散热基座 4
Thermal resistance junction-ambient RthJA 22 K/W 4
Thermal resistance junction-ambient, pins only RthJA 74 K/W 仅引脚 4
Thermal resistance junction-ambient, 300 mm2 heatsink RthJA 42 K/W 300 mm2散热片 4
Thermal resistance junction-ambient, 600 mm2 heatsink RthJA 34 K/W 600 mm2散热片 4

CAD (KiCad official)

  • Symbol: SL4275-G
  • Footprint: Package_TO_SOT_SMD:TO-263-5_TabPin6
  • 3D model: TO-263-5 (KiCad packages3D, STEP)
  • 3D model files: sl4275-g-etched.step / sl4275-g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sl4275-g.step / sl4275-g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Slkor(SLKORMICRO Elec.) datasheet (10 pp, sha256 ef8953d0e278b5c4, retrieved 2026-10-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF