Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SK6513SD4-33

Suntek · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · DFN1x1-4

SK6513SD4-33 from Suntek, in a DFN1x1-4. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output pin, stable with a 1µF to 10µF ceramic output capacitor (ESR 5 to 100mΩ) placed close to OUT and GND.
2 GND power_in Ground.
3 EN input Enable control input, active high (VENH min 1.2V, VENL max 0.4V, absolute maximum -0.3 to 44V).
4 IN power_in Supply input pin, 2.5 to 36V operating, decoupled with a 1µF to 10µF ceramic capacitor close to the device.
5 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Suntek
Package DFN1x1-4
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Input Voltage VIN 2.5 36 V 4
Line Regulation RegLINE 0.05 0.2 %/V 2.5V ≤ VIN ≤ 36V, IOUT = 10mA 4
Load Regulation RegLOAD 40 mV 1mA ≤ IOUT ≤ 300mA, VIN = VOUT + 2V 4
Quiescent Current IQ 2.5 4.5 μA IOUT = 0mA 4
Standby Current IQ_OFF 0.1 1 μA VEN = 0V, TA = 25°C 4
EN Pin Threshold Voltage High VENH 1.2 V EN Input Voltage "H" 4
EN Pin Threshold Voltage Low VENL 0.4 V EN Input Voltage "L" 4
EN Pin Current IEN 1 μA VEN = 0V to 36V 4
Input Voltage VIN 2.5 36 V 3
Output Current IOUT 0 300 mA 3
Operating Ambient Temperature TA -40 85 °C 3
Effective Input Ceramic Capacitor Value CIN 1 10 μF 3
Effective Output Ceramic Capacitor Value COUT 1 10 μF 3
Input and Output Capacitor ESR ESR 5 100 mΩ 3
Input Voltage VIN 0 44 V 3
Output Voltage VOUT 0.8 6 V 3
Chip Enable Input VEN -0.3 44 V 3
Maximum Junction Temperature TJ(MAX) 150 °C 3
Storage Temperature TSTG -55 150 °C 3
ESD HBM Capability ESD 2000 V 3
ESD CDM Capability ESD 1500 V 3
Latch up Current Maximum Rating ILU 200 mA 3
Thermal Resistance, Junction-to-Air DFN-4L RθJA 250 °C/W DFN-4L 3
Power Dissipation DFN-4L PD 500 mW @25°C, PCB 40mm x 40mm (2layer), Copper 1OZ 3
Current Limit ILMT 300 mA VIN = VOUT + 2V 4
Dropout Voltage VDROP 330 mV VOUT = 3.0V, IOUT = 100mA 4
Dropout Voltage VDROP 690 mV VOUT = 3.0V, IOUT = 200mA 4
Power Supply Rejection Ratio PSRR 60 dB VIN = VOUT + 1V, IOUT = 20mA, f = 1 kHz 4
Output Noise Voltage eN 100 μVRMS VIN = VOUT + 2V, IOUT = 1mA, f = 10Hz to 100kHz, VOUT = 3V, COUT = 1μF 4
Thermal Shutdown Temperature TSD 155 ℃ Temperature Increasing from TA = +25°C 4
Thermal Shutdown Hysteresis TSDH 30 ℃ Temperature Falling from TSD 4

CAD (KiCad official)

  • Symbol: SK6513SD4-33
  • Footprint: Package_DFN_QFN:UDFN-4-1EP_1x1mm_P0.65mm_EP0.48x0.48mm
  • 3D model: DFN1x1-4 (KiCad packages3D, STEP)
  • 3D model files: sk6513sd4-33-etched.step / sk6513sd4-33-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sk6513sd4-33.step / sk6513sd4-33.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Suntek datasheet (12 pp, sha256 01cf747623c54657, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF