main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers sit82c251t: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
sit82c251t-etched.glb Publish 0.1.0 · Ray 16d ago
sit82c251t-etched.step sit82c251t: factory component page (tier=lcsc) · Ray 16d ago
sit82c251t-hero.glb sit82c251t: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
sit82c251t-hero.overlay.json Publish 0.1.0 · Ray 16d ago
sit82c251t.glb Publish 0.1.0 · Ray 16d ago
sit82c251t.kicad_mod Publish 0.1.0 · Ray 16d ago
sit82c251t.kicad_sym Publish 0.1.0 · Ray 16d ago
sit82c251t.lbr Publish 0.1.0 · Ray 16d ago
sit82c251t.step Publish 0.1.0 · Ray 16d ago

SIT82C251T

SIT · CAN Transceivers · SOP-8

SIT82C251T from SIT, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TXD input Transmit data input from the CAN protocol controller; logic-high input must be between 2 V and VCC+0.3 V and logic-low between -0.3 V and 0.8 V.
2 GND power_in Ground supply and voltage reference point for all device voltages.
3 VCC power_in Supply voltage of 4.5 V to 5.5 V for normal operation (absolute maximum -0.3 V to +7 V).
4 RXD output Receive data output that reads out the bus state, going low for dominant and high for recessive bus states.
5 VREF power_out Common-mode stabilization (reference) voltage output, specified at 0.3VCC to 0.7VCC for load currents between -500 µA and 500 µA.
6 CANL bidirectional LOW-level CAN bus line, rated for bus terminal voltages from -40 V to +40 V.
7 CANH bidirectional HIGH-level CAN bus line, rated for bus terminal voltages from -40 V to +40 V.
8 Rs input Standby mode control input: grounding Rs selects high-speed mode, while high or open selects low-power standby mode; the MCU-side port limit is -0.3 V to VCC+0.3 V.

Key specifications

Parameter Value
Manufacturer SIT
Package SOP-8
Category Interface
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage Vcc 4.5 5.5 V 1
Supply current Standby Icc 10 uA 1
Maximum transmission rate 1/tbit 1 Mbaud Non-return to zero code 1
DC voltage on pin CANH and CANL Vcan -40 40 V 1
Bus differential voltage Vdiff 1.5 3 V 1
Virtual junction temperature Tamb -40 125 ℃ 1
Supply voltage VCC -0.3 7 V 2
MCU side port TXD, RXD, VREF, Rs -0.3 V 2
Voltage range at any bus terminal -40 40 V 2
Transient voltage on pins CANH, CANL Vtr -200 200 V see Fig 7 2
Storage temperature Tstg -55 150 ℃ 2
Virtual junction temperature Tj -40 150 ℃ 2
Continuous power consumption 400 mW SOP8 2
CANH dominant output voltage VOH(D) 2.9 3.4 4.5 V VI=0V, Rs=0V, RL=60Ω, Fig 1, Fig 2 3
CANL dominant output voltage VOL(D) 0.8 1.5 V 3
Bus recessive output voltage VO(R) 2 2.5 3 V VI=3V, Rs=0V, RL=60Ω, Fig 1, Fig 2 3
Bus dominant differential output voltage VOD(D) 1.5 3 V VI=0V, Rs=0V, RL=60Ω, Fig 1, Fig 2 3
Bus recessive differential output voltage VOD(R) -0.012 0.012 V VI=3V, Rs=0V, Fig 1, Fig 2 3
Bus recessive differential output voltage (no load) VOD(R) -0.5 0.05 V VI=3V, Rs=0V, NO LOAD 3
Transmitter dominant voltage symmetry Vdom(TX)sym -400 400 mV Vdom(TX)sym=VCC- VCANH - VCANL 3
Common-mode output voltage VOC 2 2.5 3 V Rs=0V, Fig 8 3
Peak-to-peak Common-mode output voltage VOC 30 mV 3
Short-circuit output current (CANH=-12V, CANL=open) IOS -105 -72 mA CANH=-12V, CANL=open, Fig 10 3
Short-circuit output current (CANH=12V, CANL=open) IOS 0.36 1 mA CANH=12V, CANL=open, Fig 10 3
Short-circuit output current (CANL=-12V, CANH=open) IOS -1 0.5 mA CANL=-12V, CANH=open, Fig 10 3
Short-circuit output current (CANL=12V, CANH=open) IOS 71 105 mA CANL=12V, CANH=open, Fig 10 3
Recessive output current IO(R) -2 2.5 mA -27V<CANH<32V, 0<VCC<5.25V 3
Propagation delay time, low-to-high-level output (driver) tPLH 25 65 120 ns Rs=0V, Fig 4 4
Propagation delay time, high-to-low-level output (driver) tPHL 25 45 90 ns 4
Differential output signal rise time tr 25 ns 4
Differential output signal fall time tf 50 ns 4
Enable time from standby mode to dominant tEN 10 μs Fig 7 4
Bus wake-up filter time tBUS 0.7 5 μs 4
Positive-going input threshold voltage VIT+ 800 900 mV Rs=0V, Fig 5 4
Negative-going input threshold voltage VIT- 500 650 mV 4
Hysteresis voltage (VIT+, VIT-) VHYS 100 125 mV 4
High-level output voltage (receiver) VOH 4 4.6 V IO=-2mA, Fig 6 4
Low-level output voltage (receiver) VOL 0.2 0.4 V IO=2mA, Fig 6 4
Power-off bus input current I(OFF) 5 μA CANH or CANL=5V, Other pin=0V 4
Input capacitance to ground (CANH or CANL) CI 13 pF 4
Differential input capacitance CID 5 pF 4
Input resistance (CANH or CANL) RIN 15 30 40 kΩ TXD=3V, Rs=0V 4
Differential input resistance RID 30 80 kΩ 5
Input resistance matching RImatch -3 3 % CANH=CANL 5
The range of common-mode voltage VCOM -12 12 V 5
Propagation delay time, low-to-high-level output (receiver) tPLH 60 100 130 ns Rs=0V or VCC, Fig 6 5
Propagation delay time, high-to-low-level output (receiver) tPHL 45 70 90 ns 5
RXD signal rise time tr 8 ns 5
RXD signal fall time tf 8 ns 5
Loop delay 1, driver input to receiver output, Recessive to Dominant td(LOOP1) 90 190 ns Rs=0V, Fig 9 5
Loop delay 2, driver input to receiver output, Dominant to Recessive td(LOOP2) 90 190 ns 5
Standby supply current ICC 5 12 μA Rs=VCC, VI=VCC 6
Supply current, Dominant ICC 50 70 mA VI=0V, Rs=0V, LOAD=60Ω 6
Supply current, Recessive ICC 6 10 mA VI=VCC, Rs=0V, NO LOAD 6
HIGH-level input current IIH(TXD) -2 2 μA VI=VCC 6
LOW-level input current IIL(TXD) -50 -10 μA VI=0 6
HIGH-level input voltage VIH 2 V 6
LOW-level input voltage VIL -0.3 0.8 V 6
Leakage current IO(Rs) -5 5 μA Rs=2V, -12V<VO<12V 6
CAN bus pin human body discharge model (HBM) VESD_HBM -8 8 kV 6

CAD (KiCad official)

  • Symbol: SIT82C251T
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: sit82c251t-etched.step / sit82c251t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sit82c251t.step / sit82c251t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: SIT datasheet (16 pp, sha256 e2c6771ee683400b, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF