component
SIT8008AI-22-18E-45.000000D
Public Made by Adomby adom
SiTime Pre-programmed Oscillators, SMD3225-4P. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSIT8008AI-22-18E-45.000000D
SiTime · Pre-programmed Oscillators · SMD3225-4P
SIT8008AI-22-18E-45.000000D from SiTime, in a SMD3225-4P. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OE/ST | input | Output enable or standby control (per ordering code 'E' or 'S'): H or open gives the specified frequency output, L disables the output (high-Z in OE mode, weakly pulled low in standby with supply current reduced to I_std); VIH min 70% Vdd, VIL max 30% Vdd. |
| 2 | GND | power_in | Electrical ground; a 0.1 µF capacitor between Vdd and GND is recommended. |
| 3 | OUT | output | Oscillator LVCMOS/HCMOS clock output, 1 MHz to 110 MHz. |
| 4 | VDD | power_in | Power supply voltage (1.8V, 2.5V, 2.8V, 3.0V, 3.3V ±10% or 2.25V to 3.63V per ordering code), absolute maximum 4 V; a 0.1 µF capacitor to GND is recommended. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | SiTime |
| Package | SMD3225-4P |
| Category | Crystals/Oscillators/Resonators |
| Pins | 4 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Frequency Stability | F_stab | -25 | 25 | PPM | Inclusive of initial tolerance at 25°C, 1st year aging at 25°C, and variations over operating temperature, rated power supply voltage and load (15 pF ± 10%) | 1 | |
| Operating Temperature Range | T_use | -40 | 85 | °C | Industrial | 1 | |
| Supply Voltage | Vdd | 1.62 | 1.8 | 1.98 | V | 1 | |
| Current Consumption | Idd | 3.4 | 3.9 | mA | No load condition, f = 20 MHz, Vdd = 1.8V | 1 | |
| OE Disable Current | I_OD | 3.8 | mA | Vdd = 1.8V, OE = GND, output is Weakly Pulled Down | 1 | ||
| Duty Cycle | DC | 45 | 55 | % | All Vdds | 1 | |
| Rise/Fall Time | Tr, Tf | 1.3 | 2.5 | ns | Vdd =1.8V, 20% - 80% | 1 | |
| Output High Voltage | VOH | 90 | Vdd | IOH = -2 mA (Vdd = 1.8V); printed as 90% Vdd | 1 | ||
| Output Low Voltage | VOL | 10 | Vdd | IOL = 2 mA (Vdd = 1.8V); printed as 10% Vdd | 1 | ||
| Input High Voltage | VIH | 70 | Vdd | Pin 1, OE or ST; printed as 70% Vdd | 1 | ||
| Input Low Voltage | VIL | 30 | Vdd | Pin 1, OE or ST; printed as 30% Vdd | 1 | ||
| Input Pull-up Impedance | Z_in | 87 | 100 | kΩ | Pin 1, OE logic high or logic low, or ST logic high | 1 | |
| Startup Time | T_start | 5 | ms | Measured from the time Vdd reaches its rated minimum value | 2 | ||
| Enable/Disable Time | T_oe | 130 | ns | f = 110 MHz. For other frequencies, T_oe = 100 ns + 3 * cycles | 2 | ||
| RMS Period Jitter | T_jitt | 1.78 | 3 | ps | f = 75 MHz, Vdd = 1.8V | 2 | |
| RMS Phase Jitter (random) | T_phj | 0.5 | 0.9 | ps | f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz | 2 | |
| RMS Phase Jitter (random) | T_phj | 1.3 | 2 | ps | f = 75 MHz, Integration bandwidth = 12 kHz to 20 MHz | 2 | |
| Storage Temperature | -65 | 150 | °C | 2 | |||
| VDD | VDD | -0.5 | 4 | V | 2 | ||
| Electrostatic Discharge | 2000 | V | 2 | ||||
| Soldering Temperature | 260 | °C | follow standard Pb free soldering guidelines | 2 | |||
| Junction Temperature | 150 | °C | 2 | ||||
| Thermal Resistance Junction-Ambient, 4 Layer Board | θJA | 109 | °C/W | 3225 package, 4 Layer Board | 2 | ||
| Thermal Resistance Junction-Ambient, 2 Layer Board | θJA | 212 | °C/W | 3225 package, 2 Layer Board | 2 | ||
| Thermal Resistance Junction-Case, Bottom | θJC | 27 | °C/W | 3225 package | 2 |
CAD (KiCad official)
- Symbol:
SIT8008AI-22-18E-45.000000D - Footprint:
Crystal:Crystal_SMD_3225-4Pin_3.2x2.5mm - 3D model: SMD3225-4P (KiCad packages3D, STEP)
- 3D model files:
sit8008ai-22-18e-45-000000d-etched.step/sit8008ai-22-18e-45-000000d-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sit8008ai-22-18e-45-000000d.step/sit8008ai-22-18e-45-000000d.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: SiTime datasheet (16 pp, sha256
0b5cfe117adfb0e5, retrieved 2026-10-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).