← Commit history

sit65hvd08dr: factory component page (tier=lcsc)

Ray ·cee4d0d519 ·1mo ago ·parent 4db2bdd
1 file changed +126−8
page.json+126−8
@@ -1,13 +1,136 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "sit65hvd08dr",+  "title": "SIT65HVD08DR",+  "brief": "SIT RS-485 / RS-422 ICs, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "SIT RS-485 / RS-422 ICs, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "interface",     "sit65hvd08dr"   ],+  "component": {+    "mpn": "SIT65HVD08DR",+    "manufacturer": "SIT",+    "package": "SOP-8",+    "pin_count": 8,+    "category": "Interface",+    "subcategory": "RS-485 / RS-422 ICs",+    "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/a21d2593df2ceed937cb6a625068ba19.pdf",+    "parts": {+      "symbol": "sit65hvd08dr.kicad_sym",+      "footprint": "sit65hvd08dr.kicad_mod",+      "model_3d": "sit65hvd08dr.glb",+      "model_3d_step": "sit65hvd08dr.step",+      "lbr": "sit65hvd08dr.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "RO",+        "type": "output",+        "description": "Receiver output. Logic-high when A\u2212B \u2265 +200 mV, logic-low when A\u2212B \u2264 \u2212200 mV. High-impedance (tri-state) when /RE is high. VOH \u2265 VCC\u22121.5 V at IOUT = \u22124 mA; VOL \u2264 0.4 V at IOUT = +4 mA."+      },+      {+        "number": "2",+        "name": "/RE",+        "type": "input",+        "description": "Receiver output enable, active-low. Logic-low enables the receiver output RO; logic-high places RO in a high-impedance state. VIH \u2265 2.0 V, VIL \u2264 0.8 V, input current \u00b12 \u00b5A max."+      },+      {+        "number": "3",+        "name": "DE",+        "type": "input",+        "description": "Driver output enable, active-high. Logic-high enables the differential driver outputs on pins A and B; logic-low places the driver in a high-impedance state. With DE=0 and /RE=high the device enters low-current shutdown (typ. 0.1-0.4 \u00b5A)."+      },+      {+        "number": "4",+        "name": "DI",+        "type": "input",+        "description": "Driver input. When the driver is enabled, a logic-low on DI forces A low and B high; a logic-high on DI forces A high and B low. VIH \u2265 2.0 V, VIL \u2264 0.8 V."+      },+      {+        "number": "5",+        "name": "GND",+        "type": "power_in",+        "description": "Ground reference (0 V)."+      },+      {+        "number": "6",+        "name": "A",+        "type": "bidirectional",+        "description": "Non-inverting RS-485/RS-422 bus pin. Driver output A when DE is high; receiver input A when /RE is low. Tolerates \u221215 V to +15 V bus fault voltage and \u00b116 kV contact-discharge ESD. Receiver input impedance \u2265 96 k\u03a9 (1/8 unit load)."+      },+      {+        "number": "7",+        "name": "B",+        "type": "bidirectional",+        "description": "Inverting RS-485/RS-422 bus pin. Driver output B when DE is high; receiver input B when /RE is low. Tolerates \u221215 V to +15 V bus fault voltage and \u00b116 kV contact-discharge ESD. Receiver input impedance \u2265 96 k\u03a9 (1/8 unit load)."+      },+      {+        "number": "8",+        "name": "VCC",+        "type": "power_in",+        "description": "Power supply, 3.0 V to 5.5 V nominal (absolute max +7 V). Typical supply current 430-510 \u00b5A active; \u2264 10 \u00b5A in shutdown. Bypass with a 100 nF ceramic capacitor to GND close to the pin."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://datasheet.lcsc.com/datasheet/pdf/a21d2593df2ceed937cb6a625068ba19.pdf",+        "pages": 14,+        "sha256": "c6dca4fc6d9f01d7",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 8,+        "described": 8,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "SIT",+      "Package": "SOP-8",+      "Category": "Interface",+      "Pins": "8"+    }+  },+  "variants": [+    {+      "mpn": "SIT65HVD08DR",+      "kind": "packaging"+    },+    {+      "mpn": "SIT65HVD08DRD",+      "kind": "packaging"+    }+  ],+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "sit65hvd08dr"+  ],+  "discovery_pitch": "SIT65HVD08DR (SIT) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +148,5 @@     "docs/sit65hvd08dr-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file