main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers sia921edj-t4-ge3: viewers · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago
sia921edj-t4-ge3-etched.glb Publish 0.1.0 · Ray 12d ago
sia921edj-t4-ge3-etched.step sia921edj-t4-ge3: factory component page (tier=mfr) · Ray 12d ago
sia921edj-t4-ge3-hero.glb sia921edj-t4-ge3: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
sia921edj-t4-ge3-hero.overlay.json Publish 0.1.0 · Ray 12d ago
sia921edj-t4-ge3.glb Publish 0.1.0 · Ray 12d ago
sia921edj-t4-ge3.kicad_mod Publish 0.1.0 · Ray 12d ago
sia921edj-t4-ge3.kicad_sym Publish 0.1.0 · Ray 12d ago
sia921edj-t4-ge3.lbr Publish 0.1.0 · Ray 12d ago
sia921edj-t4-ge3.step Publish 0.1.0 · Ray 12d ago

SIA921EDJ-T4-GE3

Vishay Intertech · MOSFETs · SC-70-6

SIA921EDJ-T4-GE3 from Vishay Intertech, in a SC-70-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of P-channel MOSFET 1, with the drain-source voltage rated at -20 V.
2 G1 input Gate of P-channel MOSFET 1, with the gate-source voltage rated at ±12 V.
3 D2 passive Drain of P-channel MOSFET 2, with the drain-source voltage rated at -20 V.
4 S2 passive Source of P-channel MOSFET 2, with the drain-source voltage rated at -20 V.
5 G2 input Gate of P-channel MOSFET 2, with the gate-source voltage rated at ±12 V.
6 D1 passive Drain of P-channel MOSFET 1, with the drain-source voltage rated at -20 V.

Key specifications

Parameter Value
Manufacturer Vishay Intertech
Package SC-70-6
Category Triode/MOS Tube/Transistor
Pins 6

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper d. See solder profile (www.vishay.com/doc?73257). The PowerPAK SC-70 is a leadless package. The end of the lead terminal is exposed copper 1

CAD (KiCad official)

  • Symbol: SIA921EDJ-T4-GE3
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SC-70-6 (KiCad packages3D, STEP)
  • 3D model files: sia921edj-t4-ge3-etched.step / sia921edj-t4-ge3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sia921edj-t4-ge3.step / sia921edj-t4-ge3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay Intertech datasheet (9 pp, sha256 b9b9d79e64750449, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF