component
SI8421BB-D-IS
Public Made by Adomby adom
Skyworks Solutions Digital Isolators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 8d ago |
| viewers | 8d ago |
| package.json | 8d ago |
| page.json | 8d ago |
| README.md | 8d ago |
| si8421bb-d-is-etched.glb | 8d ago |
| si8421bb-d-is-etched.step | 8d ago |
| si8421bb-d-is-hero.glb | 8d ago |
| si8421bb-d-is-hero.overlay.json | 8d ago |
| si8421bb-d-is.glb | 8d ago |
| si8421bb-d-is.kicad_mod | 8d ago |
| si8421bb-d-is.kicad_sym | 8d ago |
| si8421bb-d-is.lbr | 8d ago |
| si8421bb-d-is.step | 8d ago |
SI8421BB-D-IS
Skyworks Solutions · Digital Isolators · SOIC-8
SI8421BB-D-IS from Skyworks Solutions, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD1 | power_in | Side 1 power supply, operating range 2.70 V to 5.5 V, with 0.1 µF and 1 µF bypass capacitors to GND1 recommended. |
| 2 | A1 | input | Side 1 digital input or output; on the Si8421 it is the single VDD1-side input channel, passing data to B1. |
| 3 | A2 | output | Side 1 digital input or output; on the Si8421 it is the reverse channel output carrying data from B2. |
| 4 | GND1 | power_in | Side 1 ground. |
| 5 | GND2 | power_in | Side 2 ground. |
| 6 | B2 | input | Side 2 digital input or output; on the Si8421 it is the VDD2-side input channel, passing data to A2. |
| 7 | B1 | output | Side 2 digital input or output; it is the output of the forward channel from A1. |
| 8 | VDD2 | power_in | Side 2 power supply, operating range 2.70 V to 5.5 V, with 0.1 µF and 1 µF bypass capacitors to GND2 recommended. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Skyworks Solutions |
| Package | SOIC-8 |
| Category | Signal Isolation Devices |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Ambient Operating Temperature | TA | -40 | 25 | 125 | °C | 150 Mbps, 15 pF, 5 V | 4 |
| Supply Voltage VDD1 | VDD1 | 2.7 | 5.5 | V | 4 | ||
| Supply Voltage VDD2 | VDD2 | 2.7 | 5.5 | V | 4 | ||
| Storage Temperature | TSTG | -65 | 150 | °C | 4 | ||
| Operating Temperature | TA | -40 | 125 | °C | 4 | ||
| Supply Voltage (Revision D) | VDD1, VDD2 | -0.5 | 6 | V | Revision D | 4 | |
| Input Voltage | VI | -0.5 | V | max = VDD + 0.5 V | 4 | ||
| Output Voltage | VO | -0.5 | V | max = VDD + 0.5 V | 4 | ||
| Output Current Drive Channel | IO | 10 | mA | 4 | |||
| Lead Solder Temperature (10 s) | 260 | °C | 10 s | 4 | |||
| Maximum Isolation Voltage (1 s) | 3600 | VRMS | 1 s | 4 | |||
| High Level Input Voltage | VIH | 2 | V | VDD1 = VDD2 = 5 V ±10%, TA = -40 to 125 °C | 5 | ||
| Low Level Input Voltage | VIL | 0.8 | V | VDD1 = VDD2 = 5 V ±10%, TA = -40 to 125 °C | 5 | ||
| High Level Output Voltage | VOH | 4.8 | V | Ioh = -4 mA; min printed as VDD1,VDD2, 0.4 | 5 | ||
| Low Level Output Voltage | VOL | 0.2 | 0.4 | V | Iol = 4 mA | 5 | |
| Input Leakage Current | IL | -10 | 10 | µA | 5 | ||
| Output Impedance | ZO | 85 | Ω | nominal ±40% (note 1) | 5 | ||
| DC Supply Current VDD1, inputs 0 | IDD1 | 1.3 | 2 | mA | Si8421Ax, Bx; All inputs 0 DC | 5 | |
| DC Supply Current VDD2, inputs 0 | IDD2 | 1.3 | 2 | mA | Si8421Ax, Bx; All inputs 0 DC | 5 | |
| DC Supply Current VDD1, inputs 1 | IDD1 | 2.3 | 3.5 | mA | Si8421Ax, Bx; All inputs 1 DC | 5 | |
| DC Supply Current VDD2, inputs 1 | IDD2 | 2.3 | 3.5 | mA | Si8421Ax, Bx; All inputs 1 DC | 5 | |
| 1 Mbps Supply Current VDD1 | IDD1 | 1.9 | 2.9 | mA | Si8421Ax, Bx; All inputs = 500 kHz square wave, CI = 15 pF on all outputs | 5 | |
| 1 Mbps Supply Current VDD2 | IDD2 | 1.9 | 2.9 | mA | Si8421Ax, Bx; All inputs = 500 kHz square wave, CI = 15 pF on all outputs | 5 | |
| 10 Mbps Supply Current VDD1 | IDD1 | 2.2 | 3.3 | mA | Si8421Bx; All inputs = 5 MHz square wave, CI = 15 pF on all outputs | 6 | |
| 10 Mbps Supply Current VDD2 | IDD2 | 2.2 | 3.3 | mA | Si8421Bx; All inputs = 5 MHz square wave, CI = 15 pF on all outputs | 6 | |
| 100 Mbps Supply Current VDD1 (5 V) | IDD1 | 5.8 | 7.3 | mA | Si8421Bx; All inputs = 50 MHz square wave, CI = 15 pF on all outputs; VDD = 5 V ±10% | 6 | |
| 100 Mbps Supply Current VDD2 (5 V) | IDD2 | 5.8 | 7.3 | mA | Si8421Bx; All inputs = 50 MHz square wave, CI = 15 pF on all outputs; VDD = 5 V ±10% | 6 | |
| Maximum Data Rate | 0 | 150 | Mbps | Si8421Bx | 7 | ||
| Minimum Pulse Width | 6 | ns | Si8421Bx | 7 | |||
| Propagation Delay | tPHL, tPLH | 3 | 6 | 9.5 | ns | See Figure 1 | 7 |
| Pulse Width Distortion /tPLH - tPHL/ | PWD | 1.5 | 2.5 | ns | See Figure 1 | 7 | |
| Propagation Delay Skew | tPSK(P-P) | 2 | 3 | ns | 7 | ||
| Channel-Channel Skew | tPSK | 0.5 | 1.8 | ns | 7 | ||
| Output Rise Time (5 V) | tr | 3.8 | 5 | ns | CL = 15 pF | 7 | |
| Output Fall Time (5 V) | tf | 2.8 | 3.7 | ns | CL = 15 pF | 7 | |
| Common Mode Transient Immunity | CMTI | 25 | kV/µs | VI = VDD or 0 V | 7 | ||
| Start-up Time | tSU | 15 | 40 | µs | 7 | ||
| 100 Mbps Supply Current VDD1 (3.3 V) | IDD1 | 4.4 | 5.5 | mA | Si8421Bx; All inputs = 50 MHz square wave, CI = 15 pF on all outputs; VDD = 3.3 V ±10% | 9 | |
| 100 Mbps Supply Current VDD2 (3.3 V) | IDD2 | 4.4 | 5.5 | mA | Si8421Bx; All inputs = 50 MHz square wave, CI = 15 pF on all outputs; VDD = 3.3 V ±10% | 9 | |
| Output Rise Time (3.3 V) | tr | 4.3 | 6.1 | ns | CL = 15 pF; VDD = 3.3 V ±10% | 10 | |
| Output Fall Time (3.3 V) | tf | 3 | 4.3 | ns | CL = 15 pF; VDD = 3.3 V ±10% | 10 | |
| 100 Mbps Supply Current VDD1 (2.70 V) | IDD1 | 3.7 | 4.6 | mA | Si8421Bx; All inputs = 50 MHz square wave, CI = 15 pF on all outputs; VDD = 2.70 V | 12 | |
| 100 Mbps Supply Current VDD2 (2.70 V) | IDD2 | 3.7 | 4.6 | mA | Si8421Bx; All inputs = 50 MHz square wave, CI = 15 pF on all outputs; VDD = 2.70 V | 12 | |
| Output Rise Time (2.70 V) | tr | 4.8 | 6.5 | ns | CL = 15 pF; VDD = 2.70 V | 13 | |
| Output Fall Time (2.70 V) | tf | 3.2 | 4.6 | ns | CL = 15 pF; VDD = 2.70 V | 13 | |
| Junction-to-Air Thermal Resistance | θJA | 140 | °C/W | 16 | |||
| Case Temperature (safety limit) | TS | 150 | °C | 15 | |||
| Safety input, output, or supply current | IS | 160 | mA | θJA = 140 °C/W, VI = 5.5 V, TJ = 150 °C, TA = 25 °C | 15 | ||
| Device Power Dissipation | PD | 150 | mW | 15 |
CAD (KiCad official)
- Symbol:
SI8421BB-D-IS - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
si8421bb-d-is-etched.step/si8421bb-d-is-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);si8421bb-d-is.step/si8421bb-d-is.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Skyworks Solutions datasheet (30 pp, sha256
1d36dd3ebae3afcd, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).